




Real time reconfiguration algorithms, even reloading the code is possible !

Example:






I.Shevyakov AGIPD meeting 01.04.2014



I.Shevyakov AGIPD meeting 01.04.2014



I.Shevyakov AGIPD meeting 01.04.2014

Summary

- ADC Readout requires further fine tuning (basically timing)
- FPGA Command interpreter working reasonable or fine
- Full DAQ chain with 1GbE and backend data recording is OK
- Offline processing now really required