

State of ASIC Design

Xintian Shi

03.04.2012









HUniversität Hamburg

AGIPD04 Prototype



- AGIPD04 was received in February and is being tested.
- The measurements so far looks quite promising. Dominic will give the details about the measurement results.







AGIPD04 Prototype



- 16 x 16 pixel array with 4 pixel variations.
- 352 memory cell / pixel
- Charge readout pixel buffer
- High gain pixel -> 60 fF integration capacitor
- Pixel with protection diode at the preamplifier input
- Pixel with protection NMOS at the preamplifier input
- New readout scheme ->
 - sampling one pixel row / readout another pixel row in parallel
- New chip readout buffer -> 40 MHz speed, driving 100 Ω termination resistor
- Shift register based-addressing logic

Possible Improvements



- Moving pixel readout buffer to the column bottom:
 - Reduce power consumption
 - More free space inside the pixel
- Redesign CDS buffer
 - Reduce power consumption
 - Reduce noise
 - Increase output dynamic range

Test Bench of Readout Chain



Currunt consumption: charge_rd_buf 50 uA, opamp_buf_new 260 uA, out_buffer_hrl 700 uA, fd_driver_1 15.5 mA. Total current = $50uA \times 64 \times 64 + 260uA \times 64 \times 2 + (0.7mA + 15.5mA) \times 4 = 303mA$



AGIPD meeting, April 2012

Test Bench of Readout Chain



Simulated output of the charge readout buffer at the column bottom



AGIPD meeting, April 2012

AGIPD Detector



Simulated output of the mux (40 MHz sampling speed)



AGIPD meeting, April 2012