




AGIPD 1M Firmware / Software (Multi-Module System Status)



- Synchronization & Communication schemes
- Versatile Communicator (PPC, C++)
- Usage example: Pixel Reordering debugging
- Monitoring and Control (Device Server Implementation)
- Some Photos from hardware , heating measurement
- Summary , outlook

11-13.05.2014 AGIPD Consortia meeting I.Shevakov

Multi-Module Front-End Readout (1M system)




Readout sequence , triggering, C&C information,.. distributed by two Control modules via dedicated signal lines to (8+8)Readout modules. According these signals Readout modules execute all proper data processing and send these data to Back-End.




Central Control,
show online data,


Multi-Module Synchronization & Control communication schemes



Versatile Communicator (PPC, C++)



Example: Help to debug Pixel Reordering



Descrambling on the fly




Input Data Stream (Output From ADC) => Array [512] [128]

Direct implementation of the algorithm have written below based on the multiple loops requires significant time and memory resources


```
For (ASIC# = 1; ASIC# < 9; ASIC# ++)
{ For (COLUMN# = 0; COLUMN# < 64; COLUMN#++)
  { BR_OFFSET_BOT = (ASIC# - 1)*4; // Read Bottom Sub Column
  { For (BRAM# = BR_OFFSET_BOT; BRAM # < BR_OFFSET_BOT+4; BRAM #++)
    { PIX_OFFSET = 16*COLUMN#
      For (PIX#= PIX_OFFSET; PIX # < PIX_OFFSET +16; PIX #++)
      {
        DATA_OUT = BRAM[BRAM#][PIX#];
      }
    } // PIX#
  } // BRAM#
}

BR_OFFSET_TOP = (ASIC#+8) *4 - 1; // Read Top Sub Column
{ For (BRAM# = BR_OFFSET_TOP; BRAM # > BR_OFFSET_TOP - 4; BRAM # --)
{ PIX_OFFSET = 1023 - 16*COLUMN#;
  For (PIX#= PIX_OFFSET; PIX # > PIX_OFFSET - 16; PIX # --);
  {
    DATA_OUT = BRAM[BRAM#][PIX#];
  }
} // PIX#
} // BRAM#
} // COLUMN#
} // ASIC#
```


Using “ Vector based ” FPGA algorithms the full descrambling has required just two clock cycles and performed on the fly with only several clocks latency.



Monitoring & Control for up to Sixteen Readout Modules




10Gb Ethernet Configuration



Front-End Modules Ethernet Addresses			
MAC Addresses		IP Addresses	
Src0 M	00:17:BD:A3:F1:45	Src0 M	196.254.1.2
Dst0 M	01:18:BE:A4:F2:44	Dst0 M	196.254.1.4
Src1	00:17:BD:A3:F1:47	Src1	196.254.1.5
Dst1	C8:1F:66:D9:E8:0D	Dst1	196.254.1.4
Src2	00:17:BD:A3:F1:66	Src2	196.254.3.2
Dst2	C8:1F:66:D9:E8:0F	Dst2	196.254.3.6
Src3	01:18:BE:A4:F2:77	Src3	196.254.3.7
Dst3	00:0A:F7:41:2D:50	Dst3	196.254.5.8
Src4	21:43:56:bf:de:13	Src4	196.254.7.8
Dst4	00:0A:F7:41:2D:52	Dst4	196.254.7.10
Src5	21:43:56:bf:de:13	Src5	196.254.5.8
Dst5	21:43:56:bf:de:13	Dst5	196.254.5.8
Src6	21:43:56:bf:de:13	Src6	196.254.5.8
Dst6	21:43:56:bf:de:13	Dst6	196.254.5.8
Src7	21:43:56:bf:de:13	Src7	196.254.5.8
Dst7	21:43:56:bf:de:13	Dst7	196.254.5.8
Src8	21:43:56:bf:de:13	Src8	196.254.5.8
Dst8	21:43:56:bf:de:13	Dst8	196.254.5.8
Src9 M	21:43:56:bf:de:13	Src9 M	196.254.5.8
Dst9 M	21:43:56:bf:de:13	Dst9 M	196.254.5.8
Src10	21:43:56:bf:de:13	Src10	196.254.5.8
Dst10	21:43:56:bf:de:13	Dst10	196.254.5.8
Src11	21:43:56:bf:de:13	Src11	196.254.5.8
Dst11	21:43:56:bf:de:13	Dst11	196.254.5.8
Src12	21:43:56:bf:de:13	Src12	196.254.5.8
Dst12	21:43:56:bf:de:13	Dst12	196.254.5.8
Src13	21:43:56:bf:de:13	Src13	196.254.5.8
Dst13	21:43:56:bf:de:13	Dst13	196.254.5.8
Src14	21:43:56:bf:de:13	Src14	196.254.5.8
Dst14	21:43:56:bf:de:13	Dst14	196.254.5.8
Src15	21:43:56:bf:de:13	Src15	196.254.5.8
Dst15	21:43:56:bf:de:13	Dst15	196.254.5.8
Src16	21:43:56:bf:de:13	Src16	196.254.5.8
Dst16	21:43:56:bf:de:13	Dst16	196.254.5.8
Src17	21:43:56:bf:de:13	Src17	196.254.5.8
Dst17	21:43:56:bf:de:13	Dst17	196.254.5.8

Online 10Gb Ethernet configuration depending on which Back-End system is used

Read-out status




Configuration 10Gb Ethernet Command Editor Read-out Control, Status

1GbE		10GbE		Read-out Control	
Module Nr	Item 1	Item 1	Item 1	Master 1 Exec Stage	Master 2 Exec Stage
0 Master1	0	0	50000	Stopped at: 77	0
1	6783	View Img	50000	<input type="checkbox"/> Open Listener	<input checked="" type="checkbox"/> Open Listener
2	6688	View Img	50000	<input type="checkbox"/> Open Listener	<input checked="" type="checkbox"/> Open Listener
3	6744	View Img	50000	<input type="checkbox"/> Open Listener	<input checked="" type="checkbox"/> Open Listener
4	6717	View Img	50000	<input type="checkbox"/> Open Listener	<input checked="" type="checkbox"/> Open Listener
5	0	View Img	0	<input type="checkbox"/> Open Listener	<input type="checkbox"/> Open Listener
6	0	View Img	0	<input type="checkbox"/> Open Listener	<input type="checkbox"/> Open Listener
7	0	View Img	0	<input type="checkbox"/> Open Listener	<input type="checkbox"/> Open Listener
8	0	View Img	0	<input type="checkbox"/> Open Listener	<input type="checkbox"/> Open Listener
9 Master2	0	View Img	0	<input type="checkbox"/> Open Listener	<input type="checkbox"/> Open Listener

If you click "View Img" button
=> next slide


4 x 50000 images transmitted via 4 x 10GbE and recorded to Disc (No one img loss)

On-Line Imaging




Online Imaging
with selection of
Regions of interest,
Histogramming,
Plotting ADC values
versus img/time, ...

Problem with ADC data (example)




Analogue and Digital PSs were switched ON in wrong order


FEA Lab Test Bench



FEA Lab Test Bench



Some Heating test (measured in stack)





Basic environment for Commissioning Start-up is available

- ✓ Full online data flow monitoring (statistic, errors, data corruption, ..)
- ✓ Real time parameters adjustment for different systems
(Ethernet addresses, readout modes, delays, automatic ADC tuning, ...)
- ✓ Dedicated Readout configuration regardless number of used modules and type of Back-up system
- ✓ Versatile communication protocol (already implemented in TANGO server , now moving to KARABO stuff)

Nearest and Future Tasks:

- More Readout carrier boards are coming soon => testing 8 -16 modules system
- Hardware integration with C&C system with relevant F/W update.
- In the Readout FSM interpreter implement new readout macro-command operated in burst mode to fulfil XFEL bunch - veto frequency requirements.
- Remote (via Ethernet) exchange FPGA boot files (new versions, dedicated read out, ...)



Thanks !