



# AGIPD1.0 -> AGIPD1.1

## Status / Plans

A. Allahgholi<sup>2</sup>, J. Becker<sup>2</sup>, R. Dinapoli<sup>1</sup>, P. Goettlicher<sup>2</sup>, M. Gronewald<sup>4</sup>, H. Graafsma<sup>2,5</sup>, **D. Greiffenberg<sup>1</sup>**, H. Hirsemann<sup>2</sup>, S. Jack<sup>2</sup>, R. Klanner<sup>3</sup>, **A. Klyuev<sup>2</sup>**, H. Krueger<sup>4</sup>, S. Lange<sup>2</sup>, **A. Marras<sup>2</sup>**, **D. Mezza<sup>1</sup>**, A. Mozzanica<sup>1</sup>, X. Qingqing<sup>2</sup>, **B. Schmitt<sup>1</sup>**, J. Schwandt<sup>3</sup>, I. Sheviakov<sup>2</sup>, **X. Shi<sup>1</sup>**, **U. Trunk<sup>2</sup>**, J. Zhang<sup>2</sup>

<sup>1</sup>Paul-Scherrer-Institut (PSI), SLS Detector Group, Villigen, Switzerland

<sup>2</sup>DESY, HASYLAB Group, Hamburg, Germany

<sup>3</sup>University of Hamburg, Hamburg, Germany

<sup>4</sup>University of Bonn, Bonn, Germany

<sup>5</sup>Mid Sweden University, Sundsvall, Sweden


# AGIPD1.0: Characterization status (Nov 2014)




	Issue	Solution(s)	Criticality
1	Readout speed: Variation between offchip routes	Routing change to equalize the different RCs	Very high
2	Readout speed: Overall slow speed of analogue outputs	Improve power supply impedance (Offchip driver)	Very high
3	“Ghosting”: Crosstalk between outputs	Additional buffer to decouple reference voltage	High
4	Digital Bit: “High gain” level (matching to analog baseline)	Writing High Gain Bit with source follower from $V_{ref,CDS}$	Low
5	Digital Bit: “Low gain” voltage connected to vnwell_pix	Reconnect the “low gain” voltage to the vdd_pix	Low
6	Digital Bit: Optimizing gain bit separation	Different gain for analogue and gain readout (PXB)	Medium
7	Digital Bit: No gain encoding in fixed gain mode	Logic change to enable gain bit signals in fixed gain mode	High
8	Pixel/Memcell maps: Premature switching of mem row 3 (testl)	Crosstalk: Control Line/Testl increases injected current	High
9	Pixel/Memcell maps: “Stripe patterns” in memory map	Crosstalk / Routing change	High
10	Pixel/Memcell maps: Variation of baseline over chip	Crosstalk of control signal with $V_{ref,CDS}$	Very high
11	Pixel/Memcell maps: Variation of gain over chip	(Possibly) crosstalk in layout / Final reason not identified	Very high
12	General optimization: Power-on reset stability	Modify RC circuit	Medium
13	General optimization: Small overlap of CLK and token in MUX	Improve MUX_CLK driver	Low
14	General optimization: Additional capacitance of TSV pads		Very low
15	Calibration: Redesign test current source	Optimization of current mirror / enable switches	Very high
16	Submission: Periphery test structure		High
17	Submission: Additional layouts	(AGIPD 0.6, other?)	Low

<u>Status</u>	① Calibration circuits	✓
: Understood / Redesign needed	② ‘Ghosting’	
: Understood / Realization to be discussed	③ Digital bits	
: Under investigation / Idea of reason	④ Readout speed	
: Under investigation/ Reason unclear	⑤ Pixel/Memory cell maps	

# AGIPD1.0: ‘Ghosting’



Reason: Resistive network  
-> Solution: Buffering of V<sub>ref,COB</sub>



① Calibration circuits ✓


② ‘Ghosting’ ✓

③ Digital bits

④ Readout speed

⑤ Pixel/Memory cell maps

# AGIPD1.0: ‘Digital Bits’



## Reason:

- Switching scheme, when connecting the storage cells is different for the 1<sup>st</sup> row than for the other pixel rows
    - Only one switch is open causing a discharge of the signal stored on capacitor
    - Temperature sensitivity of storage cells
- > Solution:
- Different readout scheme
  - Stable temperature (anyway there for ‘real’ system)

① Calibration circuits ✓

② ‘Ghosting’ ✓

③ Digital bits ✓

④ Readout speed

⑤ Pixel/Memory cell maps

# AGIPD1.0: ‘Readout speed’



ADC clock div.      ADC clock phase

1    ↕    ✓      1    ↕    ✓

Pat. clk index      clock (kHz)

2    ↕    ✓      79999

cont. mode       trig. mode      # of repetitions

1    ↕    ✓

fifo draw  
 fifo dist  
 pattern  
 2d

ADC1       inv  
 ADC2       inv  
 ADC3       inv  
 ADC4       inv

Load Patt.      Pat+Dump  
 Sendpat  
 ReLoad Patt.      PlotOpt  
 Reset Mem.      Dump FifOs  
 frame dropping


save  
 save file pr  
 ADCSpeed\_80MHz\_  
 filename  
 /mnt/winfat1/Data/agipd10/Chip 1\_ADC Speed\_Re  
 /mnt/winfat1/Data/agipd10/Chip 1\_ADC Speed\_Re

- Waveform samples of output of AGIPD1.0

- Pattern clocked @40 MHz
- ADC clocked @80 MHz


→ Clearly visible are:

- Different risetimes of ADCs
- Different pulseheights




Wirebonds  
 ADC2= Left  
 ADC1= Center/Left  
 ADC4= Center/Right  
 ADC3= Right

# AGIPD1.0: ‘Readout speed’



- Test of output speed:
  - Injection of high signal by current source into every 2<sup>nd</sup> column
  - Fitting of exponential for falling/rising waveform of each pixel
  - Extraction of tau (T) and pulse height
- 4 pixel rows tested (1..4)
- Storage cell: 30



Wirebonds
ADC2= Left
ADC1= Center/Left
ADC4= Center/Right
ADC3= Right

# AGIPD1.0: 'Readout speed'




ADC2= Left

ADC1= Center/Left


ADC4= Center/Right

ADC3= Right


AGIPD1.0: Distribution of 'Tau'




AGIPD1.0: Distribution of 'Tau'



AGIPD1.0: Distribution of 'Pulse height'




AGIPD1.0: Distribution of 'Pulseheight'



# AGIPD1.0: 'Readout speed'




AGIPD1.0: Correlation plot 'Pulse height vs Risetime'



- No clear correlation!
- The minimum/maximum pulseheight depends on the ADC, but it doesn't seem to be correlated with Tau

# AGIPD1.0: 'Readout speed'



## Simulations:

### Extracted parasitics of:

- Signal lines
- Pads with offchip driver
- Power nets outside of pixel matrix


### Schematic:

- Column buffer
- Output multiplexer with transmission gates


### Outcome:

Verification of the **variations/ratio of the readout speed possible**,  
...but in overall simulations show **much faster behavior**

# AGIPD1.0: 'Readout speed'



# AGIPD1.0: 'Readout speed'




# AGIPD1.0: 'Readout speed -> Maps'




- Filling each memory cell **with fluorescence photons** (**Mo 17.5 keV**) with **10  $\mu$ s integration time**
- Extracting:
  - Pulseheight:  $\text{ph} = x_1 - x_0$
  - Baseline:  $x_0$
  - Noise:  $\sigma$  (@ 200 ns integration time)
- Chip operated @ 80 MHz  $\rightarrow$  40 MHz on-chip (25 ns)
- Readout: Sampling after **150 ns** (**ADC @ 5 MHz**)


**Readout at 10 MHz (Sampling after 75 ns)**




AGIPD1.0: Baseline Map



Mean Gain: (22.1 +/- 1.8) ADC/keV




Mean Noise: (19.7 +/- 4.2) ADC | (247.5 +/- 59.3) ENC




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline @10us Map, CDS Gain High, Storage Cell Row 2 Column 0, CHIP6




Average Baseline @10us, CDS Gain High, Storage Cell Row 2 Column 0, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **64**  
Row: 2 | Col: 0




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline @10us Map, CDS Gain High, Storage Cell Row 2 Column 1, CHIP6




Average Baseline @10us, CDS Gain High, Storage Cell Row 2 Column 1, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **65**  
Row: 2 | Col: 1




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline @10us Map, CDS Gain High, Storage Cell Row 2 Column 2, CHIP6




Average Baseline @10us, CDS Gain High, Storage Cell Row 2 Column 2, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **66**  
Row: 2 | Col: 2




# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline @10us Map, CDS Gain High, Storage Cell Row 2 Column 3, CHIP6




Average Baseline @10us, CDS Gain High, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline @10us Map, CDS Gain High, Storage Cell Row 4 Column 3, CHIP6




Average Baseline @10us, CDS Gain High, Storage Cell Row 4 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **131**  
Row: 4 | Col: 3




# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline Map, CDS Gain High, Storage Cell Row 2 Column 0, CHIP6




Average Baseline Map, CDS Gain High, Storage Cell Row 2 Column 0, CHIP6



Readout at **5 MHz**  
Integration time: **200 ns**


Memory cell: **64**  
Row: 2 | Col: 0




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline Map, CDS Gain High, Storage Cell Row 2 Column 3, CHIP6




Average Baseline Map, CDS Gain High, Storage Cell Row 2 Column 3, CHIP6




Readout at **5 MHz**  
Integration time: **200 ns**

Memory cell: **67**  
Row: 2 | Col: 3

**Problem:** Strong change of baseline with integration time for memory cell column 3



# AGIPD1.0: ‘Pixel maps: Baseline’




- Identify the origin of this change of baseline
- **CDS buffer in RESET**
- Acquire baseline for  $V_{ref,CDS} = 700$  mV
- Use **different writing times**

-> Baseline should be stable


# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline Map, CDS in Reset, Writing Time = 275 ns, Storage Cell Row 2 Column 2, CHIP6




Average Baseline, CDS in Reset, Writing Time = 275 ns, Storage Cell Row 2 Column 2, CHIP6



Readout at **5 MHz**  
Integration time: **275 ns**


Memory cell: **66**  
Row: 2 | Col: 2




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline Map, CDS in Reset, Writing Time = 1525 ns, Storage Cell Row 2 Column 2, CHIP6




Average Baseline, CDS in Reset, Writing Time = 1525 ns, Storage Cell Row 2 Column 2, CHIP6



Readout at **5 MHz**  
Integration time: **1.5  $\mu$ s**


Memory cell: **66**  
Row: 2 | Col: 2




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline Map, CDS in Reset, Writing Time = 2775 ns, Storage Cell Row 2 Column 2, CHIP6




Average Baseline, CDS in Reset, Writing Time = 2775 ns, Storage Cell Row 2 Column 2, CHIP6



Readout at **5 MHz**  
Integration time: **2.3  $\mu$ s**


Memory cell: **66**  
Row: 2 | Col: 2




# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline Map, CDS in Reset, Writing Time = 275 ns, Storage Cell Row 2 Column 3, CHIP6




Average Baseline, CDS in Reset, Writing Time = 275 ns, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **275 ns**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline Map, CDS in Reset, Writing Time = 1525 ns, Storage Cell Row 2 Column 3, CHIP6




Average Baseline, CDS in Reset, Writing Time = 1525 ns, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **1.5  $\mu$ s**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline Map, CDS in Reset, Writing Time = 2775 ns, Storage Cell Row 2 Column 3, CHIP6




Average Baseline, CDS in Reset, Writing Time = 2775 ns, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **2.3 μs**

Memory cell: **67**  
Row: 2 | Col: 3





# AGIPD1.0: 'Pixel maps: Baseline'




Baseline Evolution vs Writing Time, CDS in Reset, Pixel Number 200 Storage Cell Row 2 Column 2, CHIP6

Baseline Evolution vs Writing Time, CDS in Reset, Pixel Number 200 Storage Cell Row 2 Column 3, CHIP6



# AGIPD1.0: ‘Pixel maps: Baseline’



- Identify the origin of this change of baseline
- **CDS buffer ACTIVE, PREAMP in RESET**
- Acquire baseline for  $V_{ref,CDS} = 700 \text{ mV}$
- Use **different writing times**

If the PREAMP is in RESET:  $\Delta V_{in} = 0$

→ Drifting of  $V_{ref,CDS}$  would result in:


$$\Delta V_{out} = \left(1 + \frac{C_c}{C_f}\right) \cdot \Delta V_{ref,CDS}$$

→  $C_c/C_f = 2.5$ :  $\Delta V_{out} = 3.5 \times 500 \text{ ADU} = 1750 \text{ ADU}$


# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline Map, Preamp in Reset, Writing Time = 225 ns, Storage Cell Row 2 Column 3, CHIP6




Average Baseline, Preamp in Reset, Writing Time = 225 ns, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **225 ns**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: ‘Pixel maps: Baseline’



Baseline Map, Preamp in Reset, Writing Time = 1475 ns, Storage Cell Row 2 Column 3, CHIP6




Average Baseline, Preamp in Reset, Writing Time = 1475 ns, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **1.5 μs**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: 'Pixel maps: Baseline'



Baseline Map, Preamp in Reset, Writing Time = 2725 ns, Storage Cell Row 2 Column 3, CHIP6




Average Baseline, Preamp in Reset, Writing Time = 2725 ns, Storage Cell Row 2 Column 3, CHIP6



Readout at **5 MHz**  
Integration time: **2.7 μs**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: 'Pixel maps: Baseline'




Baseline Evolution vs Writing Time, Preamp in Reset, Pixel Number 200 Storage Cell Row 2 Column 2, CHIP6



Baseline Evolution vs Writing Time, Preamp in Reset, Pixel Number 200 Storage Cell Row 2 Column 3, CHIP6




# AGIPD1.0: 'Pixel maps: Baseline'




$$C_{coupling} = 11 \text{ fF} \quad (\text{MEMCOL 3}/V_{ref,CDS})$$
$$C_{filter} = 680 \text{ fF}$$

- > Control signal at 1.5 V, if selected
- > Increase of  $V_{ref,CDS}$  of 23.8 mV or 585 ADU



⑤ Pixel/Memory cell maps: Baseline drift

# AGIPD1.0: ‘Memory Cell Maps’




Crosstalk increases injected current

# AGIPD1.0: 'Memory Cell Maps'



Memory cell map: Baseline (TestI OFF)



Several sources of crosstalk could be extracted and verified by simulations


Crosstalk between ...

Crosstalk between ...		Parasitic capacitance
MEMCOL3	$V_{ref,CDS}$	11.1 fF
MEMROW3	Test current load	20.0 fF
MEMROW0	Pixel input	5.35 fF
MEMCOL29	$V_{ref,PXB}$	12.5 fF
MEMCOL29	Pix Out	18.3 fF
...	...	...


# AGIPD1.0: ‘Pixel maps: Gain’



Gain Map, CDS Gain High, Storage Cell Row 2 Column 0, Mo 17.5keV, CHIP6




Average Gain, CDS Gain High, Storage Cell Row 2 Column 0, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **64**  
Row: 2 | Col: 0




# AGIPD1.0: ‘Pixel maps: Gain’



Gain Map, CDS Gain High, Storage Cell Row 2 Column 1, Mo 17.5keV, CHIP6




Average Gain, CDS Gain High, Storage Cell Row 2 Column 1, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **65**  
Row: 2 | Col: 1




# AGIPD1.0: ‘Pixel maps: Gain’



Gain Map, CDS Gain High, Storage Cell Row 2 Column 2, Mo 17.5keV, CHIP6




Average Gain, CDS Gain High, Storage Cell Row 2 Column 2, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **66**  
Row: 2 | Col: 2




# AGIPD1.0: 'Pixel maps: Gain'



Gain Map, CDS Gain High, Storage Cell Row 2 Column 3, Mo 17.5keV, CHIP6




Average Gain, CDS Gain High, Storage Cell Row 2 Column 3, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: 'Pixel maps: Gain'



Gain Map, CDS Gain High, Storage Cell Row 4 Column 3, Mo 17.5keV, CHIP6




Average Gain, CDS Gain High, Storage Cell Row 4 Column 3, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10  $\mu$ s**


Memory cell: **131**  
Row: 4 | Col: 3




# AGIPD1.0: 'Pixel maps: Noise'



Noise Map, CDS Gain High, Storage Cell Row 2 Column 0, Mo 17.5keV, CHIP6




Average Noise, CDS Gain High, Storage Cell Row 2 Column 0, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10 µs**


Memory cell: **64**  
Row: 2 | Col: 0




# AGIPD1.0: 'Pixel maps: Noise'



Noise Map, CDS Gain High, Storage Cell Row 2 Column 3, Mo 17.5keV, CHIP6




Average Noise, CDS Gain High, Storage Cell Row 2 Column 3, Mo 17.5keV, CHIP6



Readout at **5 MHz**  
Integration time: **10 µs**


Memory cell: **67**  
Row: 2 | Col: 3




# AGIPD1.0: 'Pixel maps: Noise'



Noise Map, 200ns, CDS Gain High, Gain Evaluated With Mo17keV 1st peak, SC 220, CHIP1




Average Noise, CDS Gain High, Gain Evaluated With Mo17keV 1st peak, SC 220, CHIP1



Readout at **5 MHz**  
Integration time: **10 µs**

Memory cell: **220**  
Row: **6** | Col: **28**  
(Reference storage cell for initial noise measurement)



# AGIPD1.0: Characterization status (May 2015)



	Issue	Solution(s)	Criticality	End Date
1	Readout speed: Variation between offchip routes	Routing change to equalize the different RCs	Very high	Done
2	Readout speed: Overall slow speed of analogue outputs	Improve power supply impedance (Offchip driver)	Very high	August
3	"Ghosting": Crosstalk between outputs	Additional buffer to decouple reference voltage	High	June
4	Digital Bit: "High gain" level (matching to analog baseline)	Writing High Gain Bit with source follower from $V_{ref,CDS}$	Low	June
5	Digital Bit: "Low gain" voltage connected to vnwell_pix	Reconnect the "low gain" voltage to the vdd_pix	Low	June
6	Digital Bit: Optimizing gain bit separation	Different gain for analogue and gain readout (PXB)	Medium	June
7	Digital Bit: No gain encoding in fixed gain mode	Logic change to enable gain bit signals in fixed gain mode	High	June
8	Pixel/Memcell maps: Premature switching of mem row 3 (testl)	Crosstalk: Control Line/Testl increases injected current	High	July
9	Pixel/Memcell maps: "Stripe patterns" in memory map	Crosstalk / Routing change	High	July
10	Pixel/Memcell maps: Variation of baseline over chip	Crosstalk of control signal with $V_{ref,CDS}$	Very high	July
11	Pixel/Memcell maps: Variation of gain over chip	(Possibly) crosstalk in layout / Final reason not identified	Very high	Unknown
12	General optimization: Power-on reset stability	Modify RC circuit	Medium	July
13	General optimization: Small overlap of CLK and token in MUX	Improve MUX_CLK driver	Low	August
14	General optimization: Additional capacitance of TSV pads		Very low	
15	Calibration: Redesign test current source	Optimization of current mirror / enable switches	Very high	July
16	Submission: Periphery test structure		High	October
17	Submission: Additional layouts	(AGIPD 0.6, other?)	Low	October
	<u>Status</u>			
	: Understood / Redesign needed			
	: Understood / Realization to be discussed			
	: Under investigation / Idea of reason			
	: Under investigation/ Reason unclear			

Submission of  
AGIPD1.1:  
Fall 2015

- ① Calibration circuits ✓
- ② 'Ghosting' ✓
- ③ Digital bits ✓
- ④ Readout speed ✓
- ⑤ Pixel/Memory cell maps (v)