



# Towards AGIPD1.0




-

Changes arising from the characterization of AGIPD  
prototype chips

Roberto Dinapoli, Dominic Greiffenberg, Aldo Mozzanica, Bernd Schmitt, Xintian Shi  
Paul Scherrer Institut (PSI) - SLS Detector Group

# The AGIPD prototype chips



AGIPD <b>0.2</b>		AGIPD <b>0.3</b>		AGIPD <b>0.4</b>	
---------------------	--	---------------------	---	---------------------	---




Properties	<ul style="list-style-type: none"> <li>- Pixel matrix: 16 x 16 / Pixel size: 200 um x 200 um</li> <li>- Dynamic gain switching with three gain stages:  <b>High</b> (<math>C_{f,high} = 100 \text{ fF}</math> / 60 fF for some pixels in AGIPD0.4) -  <b>Med</b> (<math>C_{f,medium} = 3 \text{ pF}</math>) - <b>Low</b> (<math>C_{f,low} = 10 \text{ pF}</math>)</li> </ul>				
------------	--	--	--	--	--

Preamplifier	<ul style="list-style-type: none"> <li>- 'Standard preamp'<sup>1</sup></li> <li>- 'Fast preamp'<sup>2</sup></li> <li>- 'Standard preamp' with <b>protection diode</b> between the input and VDD</li> </ul> <p style="text-align: center;">-----</p> <p><sup>1</sup> CMOS inverter with a DC gain of ~20</p> <p><sup>2</sup> As 'standard', but twice the channel width with respect to standard preamplifier → faster, drags higher current</p>	<ul style="list-style-type: none"> <li>- 'Standard preamp'</li> <li>- 'Fast preamp'</li> </ul>	<ul style="list-style-type: none"> <li>- 'Standard preamp' with either 60 fF or 100 fF feedback capacitance</li> <li>- 'Standard preamp' with <b>protection diode</b> between the input and VDD (100 fF)</li> <li>- 'Standard preamp' with a <b>pmos protection switch</b> (100 fF)</li> </ul>		
--------------	---	--	--	--	--



CDS stage ( <u>correlated double sampling</u> )	<p><b>Operational amplifier with capacitive feedback, AC coupled to preamp:</b> <math>C_{coupling}/C_{f,CDS} = 2</math></p> <ul style="list-style-type: none"> <li>- Rather complicated reset scheme to remove the offset of the opamp</li> </ul>	<p><b>Operational amplifier with capacitive feedback,</b></p> <p>two different options of AC coupling to preamp:</p> <p><math>C_{coupling}/C_{f,CDS} = 1</math> and 2</p> <ul style="list-style-type: none"> <li>- Simple reset switch</li> </ul>	<p><b>Operational amplifier With capacitive feedback,</b> two different options of AC coupling to preamp:</p> <p><math>C_{coupling}/C_{f,CDS} = 1</math> and 2</p> <ul style="list-style-type: none"> <li>- Simple reset switch</li> </ul>		
--	---	---	--	--	--

# The AGIPD prototype chips



	AGIPD 0.2 	AGIPD 0.3 	AGIPD 0.4 
Storage cells	<p>Two different kinds of storage cells:</p> <ul style="list-style-type: none"> <li>- <b>Switches:</b> Low power pFET Regular VT pFET</li> <li>- <b>Capacitor:</b> Thick gate nFET</li> </ul> <p>- 'Active storage cells', buffered in order to keep a zero voltage drop over column switch to reduce leaking</p>	<p>Two different kinds of Storage cells:</p> <ul style="list-style-type: none"> <li>- <b>Switches:</b> Low power pFET Regular VT pFET</li> <li>- <b>Capacitor:</b> Thick gate nFETs</li> </ul>	<ul style="list-style-type: none"> <li>- <b>Switches:</b> Regular VT pFETs</li> <li>- <b>Capacitor:</b> Thick gate nFETs</li> </ul>
Pixelbuffer	<p><b>Voltage follower</b>, i.e. voltage sensitive</p> <ul style="list-style-type: none"> <li>- precharging of parasitic capacitance is necessary with either CDS stage or precharge scheme</li> <li>- readout of pixel possible with directly connecting the readout chain to the pixel buffer</li> </ul>	<p><b>Operational amplifier with capacitive feedback</b>, i.e. charge sensitive</p>	<p><b>Operational amplifier with capacitive feedback</b>, i.e. charge sensitive</p>

# Status: Noise performance AGIPDO.2 & AGIPDO.3



## Approach:

Different CDS stage  
→ **Simple reset scheme**  
(From AGIPDO.2)

**Charge sensitive pixelbuffer**  
→ operational amplifier with capacitive feedback  
(From AGIPDO.2)

Different scheme to drive signals off the chip  
→ **Column buffers**  
(From AGIPDO.3)

Very high gain mode  
→  $C_{f,Preamp} = 60 \text{ fF}$   
(From AGIPDO.4)

# Summary: AGIPD noise contributions



Component	AGIPDO.2 (std preamp) <sup>a</sup>	AGIPDO.2 (std preamp) <sup>b</sup>	AGIPDO.3	AGIPDO.4 (C <sub>f,high</sub> =100 fF)	AGIPDO.4 (C <sub>f,high</sub> =60 fF)
	10 SCR, 200 ns, V <sub>ref,DS</sub> = 0.6 V	1 SC W/R, 2 μs, V <sub>ref,DS</sub> = 0.6 V	1 SC W/R, 200 ns, V <sub>ref,DS</sub> = 0.5V	1 SC W/R, 200 ns, V <sub>ref,DS</sub> = 0.65 V	1 SC W/R, 200 ns, V <sub>ref,DS</sub> = 0.65 V
<i>Preamp</i> (Reset switch)	<del>153 ± 1</del> <del>(317 ± 2)</del>	212 ± 3	115 ± 3	210 ± 3	150 ± 3
<i>CDS</i> (Reset switch)	251 ± 2 (236 ± 2)	258 ± 3	239 ± 5	221 ± 2	133 ± 2
<i>Readout chain</i> (PXLBuffer <sup>2</sup> +Offchip <sup>2</sup> ) (Reset switch)	273 ± 2	561 ± 7	438 ± 7 <sup>c</sup> (197 ± 4)	311 ± 1 (191 ± 1)	225 ± 3 (144 ± 1)
∑ (oversampled)	401 ± 2 (281 ± 2)	654 ± 8 (413 ± 5)	512 ± 10 (383 ± 8)	436 ± 1 (394 ± 1)	301 ± 4 (270 ± 3)
<i>Gain</i> (ADC/keV)	16.38 ± 0.10	8.34 ± 0.10	6.09 ± 0.12	11.18 ± 0.02	15.99 ± 0.20

<sup>a,b</sup>Overall noise of standard preamp + protection diode (oversampled): 10 SCR: 438 ± 8 (325 ± 5) | 1 SCWR: 661 ± 8 (422 ± 5)

<sup>c</sup>Noise contributions AGIPDO.3 readout chain: Pixelbuffer= 332 ± 7 | Offchip= 285 ± 6



# 'Presummary': AGIPDO.4 status



Component	Status	Result
Noise	<ul style="list-style-type: none"><li>• <math>C_f = 60</math> fF</li><li>• CDS gain HIGH (x2)</li><li>• Offchip x1.5</li></ul> <i>decided</i>	Noise (ENC): ( $301 \pm 4$ ) e- ( $270 \pm 3$ ) e- (oversampled) <i>okay!</i>
Protection measures	<ul style="list-style-type: none"><li>• Diodes</li><li>• Nmos switches</li></ul>	<i>Basically decided</i>
Speed (Write to SC)	<ul style="list-style-type: none"><li>• (Up to now) Just measured @ 10 MHz not speed optimised</li></ul>	<i>Some changes</i>
Speed (Read from SC)	<ul style="list-style-type: none"><li>• (Up to now) Not worried at all about readout speed</li></ul>	<i>Should be fine</i>
Dynamic range	<ul style="list-style-type: none"><li>• With CDS gain HIGH and 60 fF: Good linearity up to <math>1000 \times 12.4</math> keV</li></ul> <i>bad</i>	<i>..., but we'll make it good!</i>


# Protection measures



- Pixel destruction possible with IR laser (1030 nm) at full power and 5 MHz repetition frequency.

- Probably conducting channel in sensor (due to interaction depth of IR throughout sensor)

- With bias voltage of 120 V: Pixels die
- No bias voltage, no dying pixels



- Opens possibility to examine the protection measures...

- Worst case scenario: 120 V swing within few ns


- Investigating the ability to destroy pixels for different voltages at protection circuits (Diode, nmos switch)  
(Reference is always the standard pixel)

# Protection measures



## AGIPD0.4 - Input protection measurement

with IR laser at maximum intensity



V <sub>prot</sub> (V)	2.5	2.5						2.1	2.1	3.3	3.3	1.6	2.0	2.5
Rate (MHz)	5	5						80	5	5	5	5	5	5
Bias voltage (V)	120	120						120	120	120	0	120	120	120

Evaluated data...  
Measurements performed under the same conditions

### Remarks:

Measurement with IR laser at maximum intensity

Data evaluated for following conditions: Repetition rate: 5 MHz / Bias voltage: 120 V

No pixels damaged when pulsing with 80 MHz and/or 0 V bias voltage Noise data: STANDARD pixel: row 6 / DIODE pixel: row 8 / NMOS PIXEL: row 10

Single dead pixel may be occurring due to user misoperation → wrong movement of laser beam

V <sub>prot</sub>	1.6 V	2.0 V	2.5 V	3.3 V
<b>NONE (Standard / High gain)</b>				
Number of surviving pixels	0 % (8)	0 % (8)	0 % (8)	0 % (8)
Noise (ADC)	13.15 +/- 0.12	13.21 +/- 0.13	13.57 +/- 0.13	13.32 +/- 0.13
<b>DIODE</b>				
Number of surviving pixels	100 % (3)	100 % (3)	100 % (3)	0 % (3)
Comments	Reduction of pulseheights at 2.5V most probably due to partial covering of Al backside contact			
Noise (ADC)	13.46 +/- 0.12	13.33 +/- 0.13	13.29 +/- 0.13	13.48 +/- 0.12
<b>NMOS</b>				
Number of surviving pixels	33 % (3)	0 % (3)	0 % (3)	0 % (3)
Noise (ADC)	13.43 +/- 0.12	13.33 +/- 0.12	13.39 +/- 0.12	13.54 +/- 0.13



# Protection measures



Leaking through protection circuit?

→ 1.6 V worst case scenario

→ Looking at bending of curves for high pulses


→ Nmos curves bend clearly for transmission >50 %

→ Diode like Standard, yet radiation hardness to be tested

## AGIPD0.4: Input protection measurements: DIODE (row 8)

(fixed to low gain stage | CDS gain LOW |  $V_{ref,DS} = 600$  mV | 220 ns cycle)

$V_{prot} = 1.6$  V



# Speed (Writing)




- 220 ns write-switch-reset cycle @ 80 MHz  
→ 17 clks = 212.5 ns
- Investigated 150 ns cycle  
→ Only 12 clks  
(Reducing RST time by 2, Reducing Integration time by 3)

```
.....  
// Integration, Write & Reset cycle //  
.....  
SB(en_tst_curr);  
REPEAT(1);  
  
for(memclk=0;memclk<1;memclk++) {  
  
    SB(rst_preamp);  
    SB(set_g1_ext);  
    SB(set_g2_ext);  
    SB(ds_sw1);  
  
    SB(memclk_clk);SB(clk_dac);  
    REPEAT(1);  
    CB(memclk_clk);CB(clk_dac);  
    REPEAT(1);  
  
    SB(en_amem);SB(en_dmem);  
    REPEAT(1);  
  
    CB(en_extgain);  
    CB(set_g1_ext);  
    CB(set_g2_ext);  
    REPEAT(3);  
    CB(rst_preamp);  
    REPEAT(1);  
    CB(ds_sw1);  
  
    REPEAT(10);  
  
    CB(en_amem);CB(en_dmem);  
  
}  
  
REPEAT(1);  
CB(en_tst_curr);  
REPEAT(1);
```

# Speed (Writing)




AGIPD0.4: Linearity measurement by IR-Laser (x12.4 keV photons / 150 ns cycle / VrefDS=500 mV / CDS gain LOW)



# Speed (Writing)




AGIPD0.4: Linearity measurement by IR-Laser (x12.4 keV photons / 150 ns cycle / VrefDS=600 mV / CDS gain LOW)




# Speed (Writing)



AGIPD0.4: Write Timing - Pulseheight Mo 17.5 keV



AGIPD0.4: Write Timing - Pulseheight Mo 17.5 keV (relative)



- @  $V_{ref,DS} = 500$  mV: Signal height never higher than 70 % of maximal height due to incomplete writing on storage cell
- Choosing  $V_{ref,DS} = 600$  mV: Losing "only" 10 - 15 %
- New CDS STAGE: faster, linear up to 1300 mV


# Speed (Reading)



## New Chipoutputbuffer:

- Fully differential
- Can drive up to  $100 \Omega$
- Can drive that in 30 ns ...that needed to be verified!

RISE TIME (after switching MUX),  $C(\text{load}) = 1\text{pF}$



No sync between ADC clock and pattern clock


# Dynamic Range



## Laser Setup:

- Red (660 nm) and IR (1030 nm) laser diodes
- Repetition rate: 5 ... 80 MHz (divider up to 16)
- Power: <math><11.5\text{ mW}</math> (red) / <math><15\text{ mW}</math> (IR)
- 2x Filter wheel  $\rightarrow$  36 combinations


BUT shot-to-shot fluctuations,  
difficult to measure noise



## Lamp Setup:

almost perfect constant current  
source

- simple,
- reliable,
- cross calibration possible by  
energy calibration




# Dynamic Range




AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain LOW / Cfhig=60 fF)

60 fF / CDS gain LOW








# Dynamic Range



AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhig=60 fF)


60 fF / CDS gain HIGH



**Conclusions:**

We know:  
 Preamp is linear,  
 CDS gain change doesn't affect Preamp  
 → CDS stage gets non-linear for voltages higher than 1.05 V  
 → Supported by simulation  
 → **New CDS stage** to cover full dynamic range (designed to be linear up to 1300 mV)

**Dynamic range too bad !**




# Dynamic Range



AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhig=60 fF)

60 fF / CDS gain HIGH




# Dynamic Range



AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefD5=600 mV / CDS gain LOW / Cfhigh=60 fF)

60 fF / CDS gain LOW




# Dynamic Range



AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhigh=60 fF)

60 fF / CDS gain HIGH



# Dynamic Range




Jump is due to an actually wanted charge injection in the  $C_{f,high}$  in order to increase the dynamic range of the high gain stage

Reset phase

CDS sampling point

Redistribution of charge  
Between, when switching to low gain stage:  $\Delta U_{low} = \Delta U_{med} \cdot 0.235$   
→ Not negligible



$$\Delta U_{highInj} = \Delta Q_{PreRSTInj} / C_{f,high}$$

→ Change from 100 fF to 60 fF increased voltage jump by 66 %

Redistribution of charge between  $C_{f,high}$  and  $C_{f,med}$ :


$$\begin{aligned} \Delta U_{med} &= \Delta U_{high} \cdot C_{f,high} / (C_{f,high} + C_{f,med}) \\ &= \Delta U_{high} \cdot 0.023 \\ &\approx \text{few mV} \end{aligned}$$

# Dynamic Range



AGIPD0.2: Linearity measurement by IR-Laser (x12.4 keV photons)

AGIPD0.2: 100 fF / CDS gain HIGH






# Dynamic Range



AGIPD0.4: Linearity measurement by IR-Laser (x 12.4 keV photons) - Pixel: Column 7 Row 6 (Preamp protection: PMOS (@ 1.5 V) / 220 ns cycle / VrefD5=600 mV / CDS gain HIGH / Cfhigh=100 fF)


AGIPD0.4: 100 fF / CDS gain HIGH



# Dynamic Range



AGIPD1.0: Expected Dynamic Range with Smaller Preamp RST & Improved CDS stage (up to 1.3 V) (CDS gain HIGH / C<sub>high</sub>=60 fF)



## Proposed improvements in AGIPD1.0:

- **Better CDS**  
(up to 1300 mV)
- **Smaller Preamp RST switch**  
( $w=5 \mu\text{m}$ )

→ Very conservative, unriskey changes !

# 'Real' summary



Component	Updated status	Result
Noise	<ul style="list-style-type: none"> <li>• <math>C_f = 60</math> fF</li> <li>• CDS gain HIGH (x2)</li> <li>• Offchip x1.5</li> </ul>	<p>Noise (ENC):</p> <p><math>(301 \pm 4) e^-</math></p> <p><math>(270 \pm 3) e^-</math> (oversampled)</p> <p><b>(Still) okay!</b></p>
Protection measures	<ul style="list-style-type: none"> <li>• Diodes</li> <li>• <del>Nmos switches</del></li> </ul>	<p>Radiation hardness to be tested <math>\rightarrow</math> <i>critical</i></p> <p><b>okay!</b></p> <p><b>(if rad test positive)</b></p>
Speed (Write to SC)	Writing within $>150$ ns successful	<p><math>V_{ref,DS}</math> needs to be increased to 600 mV</p> <p><math>\rightarrow</math> Improving CDS stage</p> <p><b>Okay!</b></p>
Speed (Read from SC)	Reading time after switching MUX $\sim 30$ ns $\rightarrow 30$ MHz	<b>okay!</b>
Dynamic range	Should be possible to get to $> 1 \cdot 10^4 \times 12.4$ keV photons	<p><math>\rightarrow</math> Improved CDS stage</p> <p><b>Most probably: Okay!</b></p> <p><math>\rightarrow</math> Multiple 12.4 keV switch</p>



You made it... 😊  
Thanks for your attention!