


# AGIPD Full DAQ Chain Test

(16 ASICs module)

*Very new FW & SW*

*Very new FW & SW*

## Command interpreter module






**Real time reconfiguration algorithms, even reloading the code is possible !**

### Example:




# ADC Pedestals , ( ASIC's power OFF )

Readout Clk: 33.3 MHz





Yellow lines is a middle of the ADC scale ~ 8000 ac




# Pattern (Pixels) TP Capacitor Injection mode


Readout Clk: 33.3 MHz




Yellow line is a middle of the ADC scale ~ 8000 ac



Patterns have some slope -> ADC data have an offset ?





# ADC readout gate tuning (timing , width)




Readout Clk: 33.3 MHz

Patterns has the horizontal alignment



Yellow line is a middle of the ADC scale  $\sim 8000$  ac



# Summary

- ADC Readout requires further fine tuning (basically timing)
- FPGA Command interpreter working reasonable or fine
- Full DAQ chain with 1GbE and backend data recording is OK
- Offline processing now really required