




AGIPD 0.3

Logic,
Analogue
&
Radiation
Hardness
Tests

Ulrich Trunk



Outline





- AGIPD03
- Irradiated Chips
 - pristine
 - 100kGy
 - 1MGy
 - 10MGy (dead)
- Tests
 - Leakage of irradiated Chips
 - Gain
- AGIPD03-HOWTO
- New Readout
- Summary & Outlook

Failure Analysis of "Cell 8"





After Irradiation:

- Lower leakage of Enclosed Cells (1-3)
- High Leakage of "Cell 8"



"Cell 8" with Ground Ring



- Vss-Ring around NWELL



Modified "Cell 8"




- Vdd-Ring to prevent NWEELL from dropping below V_{cap}




Leakage

0 Gy




Leakage

100 kGy




Leakage

1 MGy




Noise

w. Testpulse, 0 Gy




Noise

w/o. Testpulse, 0 Gy




Noise

w. Testpulse, 100 kGy




Noise

w/o. Testpulse, 100 kGy




Noise

w. Testpulse, 1 MGy



Noise

w/o. Testpulse, 1 MGy



Dead Chip

10 MGy




Reason:

Pad Row cracked off due to Heat


Gains

0 Gy



Gains


0 Gy



AGIPD03 (Periphery) Test Bed



Stimulus
Generation vi




Verilog Simulation

Visualisation
vi

Functional

Netlist





Visualisation
(chiptest_gui)


AGIPD03 Test Bed



Stimulus Generation vi



Signals generated by Periphery circuit




AGIPD Chiptestboard



AGIPD03


Analogue Signals



Amplitude readout of 4 pixels
(0x0E, 0x0F, 0x1E, 0x1F)
of 4 frames
(mem 0x000, 0x001, 0x010, 0x011)

Readout of gain
settings

Image acquisition:
4 frames
(mem 0x000, 0x010,
0x001, 0x011)



Column Parallel Readout

AGIPD04/AGIPD10




- Based double (even/odd row) column lines
- Uses 32 CH mux in interleaved order (1,3, ... 31, 2, 4, ... 32) (odd & even rows)
- Shorter (4 clk?) read commands
- No additional sampling at end of column

AGIPD03 Summary



- AGIPD03 works!
- No discrepancy from Verilog code found up to now!
- Preamp/DS-Amp/Ro-Amp should be reset via external signals, when not reading/writing data
 - Shortcoming of Verilog code
 - To be fixed in the next version
- Faster Readout (column parallel, w. shorter CMD) needed



Column Parallel Readout

AGIPD04/AGIPD10

