

# Interface Electronics

Peter Göttlicher  
DESY-FEB


AGIPD Meeting at PSI, March 9<sup>th</sup> 2011



- Update to backplane
  
- Signal transfer ASIC to analogue chain
  - Simulations
  - Impacts to circuit diagram
  - Drawbacks
  
- Personal view



# Update to backplane



Negative voltage with low current for the ASIC

GND	<b>V_supply-Asic</b>				<b>V_neg_ASIC</b>	D1-p	D1-n
			select	enable	D2-p	D2-n	
	A61-p	A61-n		I2C_clk		D3-p	D3-n
				I2C_data	D4-p	D4-n	
	A62-p	A62-n				D5-p	D5-n
			V_aux	HV*1/5			
A63-p	A63-n			HV*2*5			
		V-sense		HV*3/5			
A64-p	A64-n			HV*4/5		HV	
		G-sense					

Deliverable?

SAMTEC:

SEAF- Right angle still not available. They shift the date from March to April 2011:

Not available would need a more complex design inside the vacuum.

Static signals 192V 384V 576V 768V 960V  
factor AC to DC used as safety margin  
Pad\_to\_pad 0.8mm

A ring more for the HV: while defining the footprint. Close to MIL-norm

As consequence a bit of resorting at the left end



- Open issue: - Kind of signal source (ASIC) : I, U, Z
  - Kind of termination at interface electronics

## Distance between ASIC and Receiver:

Open issue, but

10cm wide module

Voltage-reg. in the vacuum (10cm)


three connectors (7 cm)

trace in Interface electronics 2cm


trace on HDI

30 cm might be a bit too pessimistic  
but not too far from reality

= 2ns per signal pass



# Signal transfer: Assembly blocks




U-source without I-limiter needs U-receiver  
 I-source without U-limiter needs I-receiver  
 Terminated (also not 100%) : allows both:

For 100%: I-source and U-source models or identical

Implementation differs



# Signal transfer: Transfer line model




18 elements for 2ns:  $L \cdot C = 2\text{ns} / 18$

$$Z^2 = (100\Omega)^2 = L/C$$



# Signal transfer: $U_{source}$ , $U_{receiver}$




50MS/s needs a bandwidth of 50MHz:

No chance to suppress at 120MHz.

50MS/s with no source termination needs termination at receiver and driver strength at ASIC



# Signal transfer: $Z_{\text{source}}$ , $U_{\text{receiver}}$



Termination at the source allows freedom at the receiver.


Normally:

Source termination for a wide frequency range is more difficult than receiver termination

Driver strength needed



# Signal transfer: I\_source, I\_receiver




50MS/s needs a bandwidth of 50MHz:

No chance to suppress at 120MHz.

50MS/s with no source termination needs termination at receiver and voltage range at ASIC



# Signal transfer: $Z_{\text{source}}$ , $I_{\text{receiver}}$



i\_i\_delay

Termination at the source allows freedom at the receiver.

Normally:


Source termination for a wide frequency range is more difficult than receiver termination

Driver strength and voltage range needed

i\_i\_delay\_30ns



# Signal transfer: Sampling rate reduction



Black:  
Still slew rate 2.89ns

Red: 14.45ns for  
10MS/s

Sampling rate will  
reduction help only,  
if also the slew rate

Filters are easier,  
since only 10MHz is  
needed. But cross  
talk and noise are a  
risk. "Peaks with  
rectifying effects.



# Signal transfer: Sampling rate reduction



Drawback or best compromise?

- Good storage behaviour:

Can it be used to increase the number of storage cells?

400 Cells @ 50MS/s needs 16.4ms for digitizing. 10MS/s possible

But: Giving “just” up the option for 30Hz train rate.

Giving up 512 Cells @ 10Hz train rate, just not possible.

Would smaller storage cell needs less storage time?


To stay with 50MS/s the interface might need a design like:

Transferring a start address and doing than ASIC-internal increments for 16 (32) pulses while digitizing.

Digital part of interface would get a little bit easier, for lower sampling rate.




# Signal transfer: Frequency domain, Voltage



Resonances  
increases  
sensitivity to  
pickup noise  
on the  
full system level




# Signal transfer: Frequency domain, Current



similar to  
voltage driver/receiver



# Signal transfer: *Impact to analogue part:* *Basic circuit ( terminated U-type)*



**Power consumption** requires ONE amplifier solution

**Filtering** : e.g. Noise picked up between ASIC and Interface electronics:


- Before amplifier
- In feedback
- Between Amplifier and ADC

Need **DC-coupling**: During long digitizing sequence for a train  
Best with pedestal samples delivered from ASIC.

**Baseline** from ASIC as pull to one side: -0.9V or just above -1.0V  
ASIC handles, that the feedback delivers common mode: 0.9V, 470Ω




# Signal transfer: *Impact to analogue part:* *U – Receiver: not terminated*



Remaining impedance keeping the rest like it is:      around 1kΩ



# Signal transfer: *Impact to analogue part:* *I – Receiver: not terminated*



Whole part of the input filter disappears

Two small resistors to the input pins to limit long antennas on the input pins.

But all the reflection problem.

Trans-impedance:  $1\text{k}\Omega$  is possible.



# Signal transfer: Impact to analogue part: Basic circuit ( terminated U-type)




Table 11. Recommended Resistor Values and Noise Performance for Specific Gains

Gain	$R_G$ ( $\Omega$ )	$R_F$ ( $\Omega$ )	Bandwidth -3 dB (MHz)	Output Noise AD8132 Only (nV/ $\sqrt{\text{Hz}}$ )	Output Noise AD8132 + $R_G$ , $R_F$ (nV/ $\sqrt{\text{Hz}}$ )
1	499	499	360	16	17
2	499	1.0 k	160	24.1	26.1
5	499	2.49 k	65	48.4	53.3
10	499	4.99 k	20	88.9	98.6

What about doing the termination,  
but

reducing the dynamics of the ASIC

50MHz: Noise: 0.35mV

100MHz: Noise 0.53mV

400mV needed to keep 9-10bit  
instead of the 2V foreseen.

>-200mV for baseline

<+200mV for full scale

More noise pickup between  
ASIC and receiver.



# Signal transfer: *Other input chip* - same function, keeping single chip/channel



Table 11. Recommended Resistor Values and Noise Performance for Specific Gains

Gain	$R_G$ ( $\Omega$ )	$R_F$ ( $\Omega$ )	Bandwidth -3 dB (MHz)	Output Noise AD8132 Only (nV/ $\sqrt{\text{Hz}}$ )	Output Noise AD8132 + $R_G, R_F$ (nV/ $\sqrt{\text{Hz}}$ )
1	499	499	360	16	17
2	499	1.0 k	160	24.1	26.1
5	499	2.49 k	65	48.4	53.3
10	499	4.99 k	20	88.9	98.6

What about doing the termination, but reducing the dynamics of the ASIC  
 50MHz: Noise: 0.35mV  
 100MHz: Noise 0.53mV  
 400mV needed to keep 9-10bit instead of the 2V foreseen.  
 >-200mV for baseline  
 <+200mV for full scale

More noise pickup between ASIC and receiver.

## ADA4938-1/ADA4938-2

Table 10 and Table 11 list several common gain settings, associated resistor values, input impedances, and output noise densities for both balanced and unbalanced input configurations. Also shown

Table 10. Differential Ground-Referenced Input, DC-Coupled; See

Nominal Gain (V/V)	$R_F$ ( $\Omega$ )	$R_G$ ( $\Omega$ )	$R_{in, dm}$ ( $\Omega$ )	Differential Output Noise Density (nV/ $\sqrt{\text{Hz}}$ )
1	200	200	400	6.5
2	402	200	400	10.4
3.16	402	127	254	13.4
5	402	80.6	161	18.2

## Lower Noise would be available:

Cost: Higher power ~300-500W for 1Mpixel

No similar for same footprint

Different project searches ended up with same chip: Alternative in concept?

Higher bandwidth: (?) more sensitive to couple input lines with low impedance:  
 (?) No ideal I-receiver



# Signal transfer: Additional input chip

## Very low receiver-Noise or just a factor 2




Table 11. Recommended Resistor Values and Noise Performance for Specific Gains

Gain	R <sub>G</sub> (Ω)	R <sub>F</sub> (Ω)	Bandwidth -3 dB (MHz)	Output Noise AD8132 Only (nV/√Hz)	Output Noise AD8132 + R <sub>G</sub> , R <sub>F</sub> (nV/√Hz)
1	499	499	360	16	17
2	499	1.0 k	160	24.1	26.1
5	499	2.49 k	65	48.4	53.3
10	499	4.99 k	20	88.9	98.6

What about doing the termination, but reducing the dynamics of the ASIC  
 50MHz: Noise: 0.35mV  
 100MHz: Noise 0.53mV  
 400mV needed to keep 9-10bit instead of the 2V foreseen.  
 >-200mV for baseline  
 <+200mV for full scale

LT1993-10: 1.8nV/sqrt(Hz)-eq-input



**Lower Noise would be available:**

Cost: Higher power 100A: ~500W-700W for 1Mpixel + Few centimeters.

Input impedance is external resistor

Internal virtual "infinity" to "200Ω"

**ONLY chip noise: not power or pickup**

LT6411 would offer an option for gain 3 gain (only input 8nV/sqrt(Hz), gain 2) 60W/1Mega-Pixel + few cm's





- I would not go the way of reflections and the according oscillations
- “Huge”power will change the mechnaical concept:  
Add as in first option: Water-cooling onto the module and not only onto the frame.
- What are the drawbacks of an impedance controlled driver?  
what about a limited amplitude?
- I would like to keep the option of maximized the frame rate  
That is not a statement, that somebody is not fighting for it.  
Does it need short storage times?

