



## AGIPD 1M Firmware / Software (Multi-Module System Status)


- Synchronization & Communication schemes
- Versatile Communicator (PPC, C++)
- Usage example: Pixel Reordering debugging
- Monitoring and Control (Device Server Implementation)
- Some Photos from hardware , heating measurement
- Summary , outlook

11-13.05.2014 AGIPD Consortia meeting I.Sheviakov


# Multi-Module Front-End Readout (1M system)



Readout sequence , triggering, C&C information,.. distributed by two Control modules via dedicated signal lines to (8+8)Readout modules. According these signals Readout modules execute all proper data processing and send these data to Back-End.



# Multi-Module Synchronization & Control communication schemes



# Versatile Communicator (PPC, C++)



**Device Server**  
Monitoring, Control ,  
(Python, C++, Java,..)

## On-line Debugging

- Tuning delays (Clock, IO, ...)
- Verification reordering (bits/pixels)
- Readout Counters consistency


## Statistics Monitoring

- Readout Errors
- Bit errors

## Also possible

- On-line histograms for regions of interest
- Fast Image quality check

**Issued Communication Protocol Document**



Descrambling (pixel reordering) next slide



# Descrambling on the fly




Input Data Stream (Output From ADC) => Array [512] [128]

Direct implementation of the algorithm have written below based on the multiple loops requires significant time and memory resources


```
For (ASIC# = 1; ASIC# < 9; ASIC# ++)  
{ For (COLUMN# = 0; COLUMN# < 64; COLUMN# ++)  
  { BR_OFFSET_BOT = (ASIC# - 1)*4; // Read Bottom Sub Column  
  { For (BRAM# = BR_OFFSET_BOT; BRAM # < BR_OFFSET_BOT+4; BRAM #++)  
  { PIX_OFFSET = 16*COLUMN#  
  For (PIX# = PIX_OFFSET; PIX # < PIX_OFFSET +16; PIX #++)  
  {  
  DATA_OUT = BRAM[BRAM#][PIX#];  
  }  
  } // PIX#  
  } // BRAM#  
  
  BR_OFFSET_TOP = (ASIC#+8) *4 - 1; // Read Top Sub Column  
  { For (BRAM# = BR_OFFSET_TOP; BRAM # > BR_OFFSET_TOP - 4; BRAM # --)  
  { PIX_OFFSET = 1023 - 16*COLUMN#;  
  For (PIX# = PIX_OFFSET; PIX # > PIX_OFFSET - 16; PIX # --);  
  {  
  DATA_OUT = BRAM[BRAM#][PIX#];  
  }  
  } // PIX#  
  } // BRAM#  
  } // COLUMN#  
} // ASIC#
```

Using “ Vector based ” FPGA algorithms the full descrambling has required just two clock cycles and performed on the fly with only several clocks latency.


Input => 64 data blocks (1024 pixels each)



The same 64 data blocks after descrambling



# Monitoring & Control for up to Sixteen Readout Modules



Configuration 10Gb Ethernet Command Editor Read-out Control, Status

169.254.1.1

### AGIPD 1.0 Front-End Configuration

<input checked="" type="checkbox"/> Module 0 (M)	169.254.1.1		
<input checked="" type="checkbox"/> Module 1	169.254.1.10	169.254.1.20	<input type="checkbox"/> Module 10
<input checked="" type="checkbox"/> Module 2	169.254.1.11	169.254.1.21	<input type="checkbox"/> Module 11
<input checked="" type="checkbox"/> Module 3	169.254.1.12	169.254.1.22	<input type="checkbox"/> Module 12
<input checked="" type="checkbox"/> Module 4	169.254.1.13	169.254.1.23	<input type="checkbox"/> Module 13
<input type="checkbox"/> Module 5	169.254.1.14	169.254.1.24	<input type="checkbox"/> Module 14
<input type="checkbox"/> Module 6	169.254.1.15	169.254.1.25	<input type="checkbox"/> Module 15
<input type="checkbox"/> Module 7	169.254.1.16	169.254.1.26	<input type="checkbox"/> Module 16
<input type="checkbox"/> Module 8	169.254.1.17	169.254.1.27	<input type="checkbox"/> Module 17

Connection Established  
 No Connection  
 Problem  
 Alarm

169.254.1.2

169.254.1.2

Module 9 (M)

Reset ASICs

7 SOB syn 34 ADC Gate Delay

0 Integr. Offset (Clk's) 0 Integ. Period (Clk)

1111 1111 1111 1111 ASIC's PS

1111 1111 1111 1111 ASIC's CS


0 0 0 0 0 0 0 0 Delays

Save Current Delays Restore Delays

Connection to four Readout modules + Master established  
The IP addresses automatically correspond to Geographical address of the Module

ASICs, ADC control via I2C, SPI

# 10Gb Ethernet Configuration



Configuration | 10Gb Ethernet | Command Editor | Read-out Control, Status

### Front-End Modules Ethernet Addresses


Send to H/W   Save All Current Addresses   Restore All Addresses

MAC Addresses		MAC Addresses		IP Addresses		IP Addresses	
Src0 M	00:17:BD:A3:F1:45	Src9 M	21:43:56:bf:de:13	Src0 M	196.254.1.2	Src9 M	196.254.5.8
Dst0 M	01:18:BE:A4:F2:44	Dst9 M	21:43:56:bf:de:13	Dst0 M	196.254.1.4	Dst9 M	196.254.5.8
Src1	00:17:BD:A3:F1:47	Src10	21:43:56:bf:de:13	Src1	196.254.1.5	Src10	196.254.5.8
Dst1	08:1F:66:D9:E8:0D	Dst10	21:43:56:bf:de:13	Dst1	196.254.1.4	Dst10	196.254.5.8
Src2	00:17:BD:A3:F1:66	Src11	21:43:56:bf:de:13	Src2	196.254.3.2	Src11	196.254.5.8
Dst2	08:1F:66:D9:E8:0F	Dst11	21:43:56:bf:de:13	Src3	196.254.3.6	Dst11	196.254.5.8
Src3	01:18:BE:A4:F2:77	Src12	21:43:56:bf:de:13	Src4	196.254.5.7	Src12	196.254.5.8
Dst3	00:0AF7:41:2D:50	Dst12	21:43:56:bf:de:13	Src5	196.254.5.8	Dst12	196.254.5.8
Src4	21:43:56:bf:de:13	Src13	21:43:56:bf:de:13	Src6	196.254.7.8	Src13	196.254.5.8
Dst4	00:0AF7:41:2D:52	Dst13	21:43:56:bf:de:13	Src7	196.254.7.10	Dst13	196.254.5.8
Src5	21:43:56:bf:de:13	Src14	21:43:56:bf:de:13	Src8	196.254.5.8	Src14	196.254.5.8
Dst5	21:43:56:bf:de:13	Dst14	21:43:56:bf:de:13	Src9	196.254.5.8	Dst14	196.254.5.8
Src6	21:43:56:bf:de:13	Src15	21:43:56:bf:de:13	Src10	196.254.5.8	Src15	196.254.5.8
Dst6	21:43:56:bf:de:13	Dst15	21:43:56:bf:de:13	Src11	196.254.5.8	Dst15	196.254.5.8
Src7	21:43:56:bf:de:13	Src16	21:43:56:bf:de:13	Src12	196.254.5.8	Src16	196.254.5.8
Dst7	21:43:56:bf:de:13	Dst16	21:43:56:bf:de:13	Src13	196.254.5.8	Dst16	196.254.5.8
Src8	21:43:56:bf:de:13	Src17	21:43:56:bf:de:13	Src14	196.254.5.8	Src17	196.254.5.8
Dst8	21:43:56:bf:de:13	Dst17	21:43:56:bf:de:13	Src15	196.254.5.8	Dst17	196.254.5.8

Online 10Gb Ethernet configuration depending on which Back-End system is used



# Read-out status





Configuration | 10Gb Ethernet | Command Editor | **Read-out Control, Status**

Module Nr	1GbE	10GbE	Read-out Control
0 Master1	0	0	Master 1 Exec Stage: Stopped at: 77
1	6783	50000	Master 2 Exec Stage: 0
2	6688	50000	Start/Stop Run
3	6744	50000	Continue
4	6717	50000	Break Run
5	0	0	Recet Counters
6	0	0	<input checked="" type="radio"/> 1GbE Monitoring Read-out
7	0	0	<input type="radio"/> 10GbE & 1GbE Synchronous
8	0	0	<input type="radio"/> External Trigger
9 Master2	0	0	


4 x 50000 images transmitted via 4 x 10GbE and recorded to Disc (No one img loss)

If you click "View Img" button => next slide





Online Imaging with selection of Regions of interest, Histogramming, Plotting ADC values versus img/time, ...

# Problem with ADC data (example)




Analogue and Digital PSs were switched ON in wrong order





# Some Heating test (measured in stack)



t 40 - 45 C



## Basic environment for Commissioning Start-up is available

- ✓ Full online data flow monitoring (statistic, errors, data corruption, ..)
- ✓ Real time parameters adjustment for different systems  
(Ethernet addresses, readout modes, delays, automatic ADC tuning, ...)
- ✓ Dedicated Readout configuration regardless number of used modules and type of Back-up system
- ✓ Versatile communication protocol ( already implemented in TANGO server , now moving to KARABO stuff )

## Nearest and Future Tasks:

- More Readout carrier boards are coming soon => testing 8 -16 modules system
- Hardware integration with C&C system with relevant F/W update.
- In the Readout FSM interpreter implement new readout macro-command operated in burst mode to fulfil XFEL bunch - veto frequency requirements.
- Remote (via Ethernet) exchange FPGA boot files (new versions, dedicated read out, ...)



Thanks !