




HPAD 0.1



Test & Irradiation Campaign Report

Outline




- Characterisation of
 - DGNCAP, MIMCAP & DMIMCAP capacitors
 - DGPMOS, DGNMOS & ZVTDGNMOS FETs
 - Storage Cells and Amps
- At
 - 0Gy, 1MGy, 10MGy and 100MGy
 - -30°C, 20°C and 70°C

Test Campaign




- Test of one HPAD 0.1 chip in a
 - climatic exposure test cabinet at
 - -30°C, 20°C, 70°C
- Irradiation of two HPAD 0.1 chips up to
 - 100MGy
 - @ DORIS F4 with
 - 5.4kGy/s from
 - 16.-21.12.2008
- Test with an HP4156A semiconductor parameter tester

DGNCAP Capacitors




- Left:
 - poly plate
 - $\approx 10^{-16}$ A @ 0 Gy
 - $\approx 10^{-14}$ A @ 100 MGy
- Right:
 - diffusion plate
 - $\approx 10^{-15}$ A @ 0 Gy
 - $\approx 10^{-13}$ A @ 100 MGy

MIMCAP Capacitors



- $\sim 10^{-16} \text{A}$
@0Gy
- $\sim 10^{-14} \text{A}$
@100MGy

DualMIMCAP Capacitors



- $\sim 10^{-16} \text{A}$
@ 0 Gy
- $\sim 10^{-13} \text{A}$
@ 100 MGy

Capacitors-Summary



- Increase of leakage by $\sim 10^2$ for all caps
 - Dependency of leakage from node voltage
 - No correlation of Leakage with plate-plate voltage
 - DGNCAP leakage dependent on diffusion area
- => P-N junction leakage dominated**
- Theory: no mechanism for radiation induced oxide leakage


Storage Cell



- Double DGPMOS switch
- DMIM storage capacitor
- ZVT DGNMOS source follower readout

Pattern:


- Write (0.08Hz)
- Read (cont.)
- Measure voltage drop over 10s




Storage Cell



Storage Cell Write Voltage



Storage Cell Voltage drop



Thermal Effects

Linear DGPMOS:



- Higher on-resistance

Enclosed DGPMOS

- Higher leakage

- W/L-ratio

Storage Cell




Irradiation Effects

- Circuit dies between 1MGy and 10MGy due to insufficient write voltage
- Enclosed layout favourable due to lower leakage
- ZVTDGNMOS source follower still working perfectly after 100MGy!


DGPMOS




Long DGPMOS Leakage Chip I




Long DGPMOS Leakage Chip II



Long DGPMOS Leakage Chip I (100MGy)



Long DGPMOS Leakage Chip II (100MGy)




Irradiation Effects

- Reproducibly
- Inconsistent
- Results


DGPMOS




Long PMOS Characteristics




Long PMOS K'



Long PMOS Vth



DGPMOS




Irradiation Effects

- K' almost halves
- V_{th} rises to almost -2V @ 100MGy


DGNMOS




Enclosed DGNMOS Characteristics



Enclosed DGNMOS K'




Enclosed DGNMOS Vth




ZVTDGNMOS




Enclosed ZVTDGNMOS Characteristics




Enclosed ZVTDGNMOS K'



Enclosed ZVTDGNMOS Vth



DGNMOS & ZVTDGNMOS



ZVTDGNMOS

- $V_{th} = 0.06V @ 0Gy$
- $V_{th} = 0.13V @ 100MGy$
- $K' = 147\mu a/V^2 @ 0Gy$
- $K' = 86.8\mu a/V^2 @ 100MGy$

DGNMOS

- $V_{th} = 0.46V @ 0Gy$
- $V_{th} = 0.59V @ 100MGy$
- $K' = 177\mu a/V^2 @ 0Gy$
- $K' = 100\mu a/V^2 @ 100MGy$

Summary



- Any Cap will do!
 - Results are dominated by P-N junction leakage
 - No known mechanism for radiation-induced oxide leakage
- FETs
 - DGPMOS usable to $\approx 1\text{MGy}$ (... 10MGy)
 - DGNMOS to $\geq 100\text{MGy}$
 - ZVTDGNMOS to $\geq 100\text{MGy}$
- Cooling helps!
 - Cooling from 20°C to -30°C reduces leakage by $\approx 46\%$

For details see test report