

Sabine Sengelmann Detector Group DESY


Medipix meeting, September 23, 2010






Requirements:

- Large area
- High frame rate
- experiments up to 100 keV









Assembly













3 modules gives ~9*9cm² (2.3 Mpixel)




essential:

Minimal dead area between modules

12 modules gives 18*18cm² (9.4Mpixel)







Readout:

First version: FITPIX or RUIN readout

Final version: Modify a XFEL board (designed for XFEL)




Connections required


- > 12 chips, each using 8 DataOut lines to achieve 2000Hz max readout speed
- Parallel O Serial I scheme, dividing chips into 2 sets of 6
 - 26 input + 120 output LVDS pairs


> Power

- 3 voltage levels
- Around 11A total current
- Voltage regulators on second board



240 pin version (no picture of the 500 pin version available)






500 pin version



High-Z materials

- > Many Petra-III (DESY synchrotron) experiments up to 100 keV x-ray
 - Replace silicon with another semiconductor



X-ray absorption / interaction

Germanium:

Germanium (Canberra),

Still tests: How sensitive are diodes to high temperatures

Indium bump bonding (IZM)

Relatively cold bonding (<100°C)



- > Germanium detector needs -50°C
 - Avoid large temperature differences (leakage doubles every 9°C)
- > Each chip up to $1.5W \rightarrow \text{design for } 18W$ power
- Normal heat-spreader and cooling block at one side is not sufficient
 - Estimate $\Delta T \ge 15^{\circ}$ C, even with thermal contacts at each end
- > Thermal vias through board
- > Thermal coupling to each chip
 - Heat spreader reduces heat gradient and helps match CTE
 - Estimate ΔT=2°C across sensor (plus 5°C through vias)



Ceramic PCB

Thermal expansion:

- Silicon: ~ 2.5 ppm/°C
- Germanium: ~ 5.9 ppm/°C

Germanium: ~ 5.9 ppm/°C

FR4 PCB: ~ 12 – 18 ppm/°C

Ceramic PCB: ~ 5.5 ppm/°C

Heat spreader CuG: ~ 7-8 ppm/°C

- difference of 3.4ppm/C
- operate at -50°C 75°C

30.1um

38.3um

76.5um

28.1um

• **7um** displacement along diagonal

diagonal of 51mm

temp difference 100K

Result:

mismato	h of
(Silicon \rightarrow	Germ.)

~ 3.5um

from centre to corner

mismatch of (Germ. \rightarrow PCB)




~ 2 um (Ceramic)

from centre to corner



Design issues


- > Cooling frame occupies space on the back underneath each PCB
- > Space available for connectors reduced
- > Thermal vias make routing more difficult





Wire bonding

$\textbf{PCB design} \rightarrow \textbf{Minimise dead area between modules}$



Status of the project



Production of the ceramic PCB will start next week


few companies are using LTCC (Low temperature co-fired ceramic) multi-layer technology \rightarrow clearances of some still to big


			air aist		
C					ø
τυ	U2	ευ	cu	eu	·@,
••	80	μj	OFU	UT	SPU
		-			
	and and astall 200 . I . Landa in	an an bain ain an a Lains der	<u></u>	non London and a long a	and an at a land 22



Status of the project – Ceramic PCB

Connector side






Sensor / Heat spreader side



Status of the project – Voltage regulator PCB

Production of the Voltage regulator PCB started 2 weeks ago Material: FR4





Outlook

- > End of this year:
- > Beginning of next year:
- > Next year:

Board tests

Mounting full Si-sensors

Fast readout



Thanks for listening



Sabine Sengelmann | Large area Medipix 3 | September 23, 2010 | Page 19