

AGIPD1.0:

Characterization & Calibration

J. Becker², L. Bianco², R. Dinapoli¹, P. Goettlicher², M. Gronewald⁴, H. Graafsma^{2,5},
D. Greiffenberg¹, B.H. Henrich¹, H. Hirsemann², S. Jack², R. Klanner³, A. Klyuev²,
H. Krueger⁴, S. Lange², A. Marras², A. Mozzanica¹, B. Schmitt¹, J. Schwandt³,
X. Shi¹, U. Trunk², J. Zhang³

¹Paul-Scherrer-Institut (PSI), SLS Detector Group, Villigen, Switzerland

²DESY, HASYLAB Group, Hamburg, Germany

³University of Hamburg, Hamburg, Germany

⁴University of Bonn, Bonn, Germany

⁵Mid Sweden University, Sundsvall, Sweden



Calibration

- External: Photons (Bulb, Laser)
- Internal: Test current source

Characterization


- Chip systematics
- Memory cell sweep

Summary


BULB: Dynamic Range



AGIPD1.0 - Chip 1 - Dynamic Range by BULB - (Internal Biasing, Chip clock: 40 MHz, CDS gain LOW)




AGIPD1.0 - Chip 1 - Noise over Dynamic Range (x12.4 keV) - Bulb



BULB: Non-linearity



AGIPD1.0 - Chip 1 - Deviation from linear (x12.4 keV) - Bulb




LASER: Dynamic Range




AGIPD1.0 - Chip 1 - Dynamic Range by LASER (IR) - (Internal Biasing, Chip clock: 40 MHz, CDS gain LOW)

Sampling time: 162 ns




AGIPD1.0 - Chip 1 - Noise over Dynamic Range (x12.4 keV) - LASER (IR)






LASER: Non-linearity



AGIPD1.0 - Chip 1 - Deviation from linear (x12.4 keV) - LASER (IR)



TEST CURRENT: Operation modes



Good:

- Defined settling time

Bad:

- 2x charge injection from switching
- Charge injection from floating test current node

Good:

- No charge injection

Bad:


- No defined settling time

Good:

- Defined settling time
- Charge injection from floating test current node removed by PRE RST

Bad:

- 1x charge injection from switching (2nd)




TEST CURRENT (250): ON during INT



```


root [0] .x /afs/psi.ch/user/g/greiffenberg_d/root/AGIPD10_Calibration_testI_Analysis_CDSgainLOW_03Feb2014.c
File 'A10_Chip1_Calibration_testI250_CDSgainLOW.root' opened successfully
Pixel #100 - Fit summary:
HIGH gain stage: m(H)= (353.857 +/- 0.081) ADC/clk   c(H)= 6096.6 +/- 0.5
MEDIUM gain stage: m(M)= (4.095 +/- 0.000) ADC/clk   c(M)= 4171.0 +/- 0.1
LOW gain stage: m(L)= (0.937 +/- 0.000) ADC/clk | c(L)= 3867.9 +/- 0.3
    
```



TEST CURRENT (250): always ON



AGIPD1.0 - Chip 1 - Dynamic Range by TEST CURRENT (always ON) - (Internal Biasing, Chip clock: 40 MHz, CDS gain LOW)




TEST CURRENT (250): ON during RST



AGIPD1.0 - Chip 1 - Dynamic Range by TEST CURRENT (ON during RST) - (Internal Biasing, Chip clock: 40 MHz, CDS gain LOW)


+150 ns settling time



TEST CURRENT (250): ON during RST




AGIPD1.0 - Chip 1- TEST CURRENT (248, ON during RST) - Noise over Dynamic Range (x12.4 keV)



TEST CURRENT (250): ON during RST



AGIPD1.0 - Chip 1- TEST CURRENT (248, ON during RST) - Deviation from linear (x12.4 keV)




Digital bit information




Bulb

AGIPD1.0 - Chip 1 - Distribution of the Digital Bits - Bulb




Laser

AGIPD1.0 - Chip 1 - Distribution of the Digital Bits - Laser



Test current

AGIPD1.0 - Chip 1 - TEST CURRENT (ON during RST) - Distribution of the Digital Bits




???


Characterization




- Filling each memory cell with fluorescence photons (Mo 17.5 keV)
- Extracting:
 - Pulseheight: ph
 - Baseline: x_0
 - Noise: σ
- Chip operated @ 80 MHz \rightarrow 40 MHz on-chip (25 ns)
- Sampling after 50 ns



Channel 2




Response time (ns) - Chip 1 (with sensor)




Chip systematics: Pulseheight





Pulseheight (ADC)



Relative Pulseheight (%)




Decrease of pulseheight




Chip systematics: Noise & Baseline




Noise (ENC)



Baseline (ADC)




Response time (ns) - Chip 1 (with sensor)




Memory cell systematics: Pulseheight



Pulseheight (ADC)



Distribution of Pulseheight



- Memcell: 0 .. 224 with mchip012 (dead)
- Memcell: 224 .. 352 with mchipDG


→ Only showing results from one Chiptestbox
(Rest is measured at this moment)

- Fluorescence: Mo 17.5 keV
- Memory cell variation: $\pm 1.16\%$ (rms)


Memory cell systematics: Others



Baseline (ADC)



Noise (ENC)



- Baseline shows systematic variations:
 - Row 1 (significantly lower)
 - Row 4 (slightly higher)
 - Column 4, 5 (significantly lower)
 - ... more tiny baselines variations, depending on display quality

- Noise as pulse height rather homogeneous