

Assembly status









assembly



	Virtuoso© Layout Reading: AGIPD10_T0_2012 AGO10_supertop_v8 layout Version:UNMANAGED	_ • ×
X: 18931.35 Y: 1252.42 (F) Select: 0 DRD: OFF dX: dY	: Dist: Ond:	16
Tools Design Window Create Edit Verify Connectivity Options Routing Assura Design	Manager Calibre	Help
€		
/		
>	я: K:	













buffers added to critical paths





compatible with IZM TSV (edgless sensor possibility)





logos





documentation effort



The AGIPD 1.0 ASIC Manual

Julian Becker¹, Roberto Dinapoli², Heinz Graafsma^{1*}, Dominic Greiffenberg², Alexander Klyuev¹, Alessandro Marras¹, Aldo Mozzanica², Bernd Schmitt², Xintian Shi², Ulrich Trunk¹

> ¹DESY Deutscher Elektronen-Synchroiron, Hamburg, Germany ²PSI Paul Scherrer Institut, Villingen, Switzerland * siso Mößweden University, Sundsvall, Sweden

> > Version 0.1α , April 8, 2013

Abstract

This document describes the AGIPD 1.0^1 ASIG² in terms of geometry, port definitions, electrical specifications, and of the implemented communications protocol. It furthermore provides brief descriptions of circuits implemented and sample command sequences for the operation on the ASIG.

AGPD 1.0 is the dircult to read out the AGPD detector for the European XFEL. The detector features 1M (1024×1024) pixels of 200µm pixels and is constructed from sensors of 128×512 pixels, bump-bonded to 2×8 ASICs. Each ASIC consists of the readout electronics for 64×64 pixels.

· A charge sensitive preamplifier with 3-fold self-adapting gain in each pixel

- A correlated double-sampling stage in each pixel
- Analogue storage for 352 samples (images) in each pixel
- · Amplifiers and multiplexers to readout these signals via 4 differential analogue outputs
- Circuits for biasing and test signal injection
- A tree-line serial interface to receive commands and digital drouitry to decode these and to steer and control the circuits mentioned above.

1



documentation (command description, "user manual") being compiled

RPNMPA 12

Description: No analogue data from pixel row P and assert it to the column bus. Data at memory address A from pixel row M is in multiplexed from the column bus to the contribution of the second se

For mat: 1001PFFFFHH0000 with P = FFFFFF and M = MOMMHM representing the 6-bit pixelrow address to be read from the pixel and to be multplexed off-chip. The*BFMMFA*command doesnot perform any (pre-)reading, in this respect <math>P is ignored.



Dependencies: Depends upon: SETNEN or ACQUEN, MURCLE

¹¹AUNUM is an acronym for Read Fixel None, MultiPlex out Analogue

assembly



	Virtuoso© Layout Reading: AGIPD10_T0_2012 AGO10_supertop_v8 layout Version:UNMANAGED	_ • ×
X: 18931.35 Y: 1252.42 (F) Select: 0 DRD: OFF dX: dY	: Dist: Ond:	16
Tools Design Window Create Edit Verify Connectivity Options Routing Assura Design	Manager Calibre	Help
€		
//		
>	я: K:	

assembly inner cutlines





assembly outer cutlines





interactions with Mosis already under way



CRE: AGIPD engineering run, MOSIS design number 88811 - Windows	AGIPD engineering run, MOSIS design number 88811 - Wind	🔏 Re: AGIPD engineering run, MDSIS design number 88811 - Windows Internet Explorer 📃 🗖 🗙
b https://owa.desy.de/exchange/marras/Inbox/RE:%20AGIPD%20engineering	https://owa.desy.de/exchange/marxas/Inbox/Re:%20AGIPD%20engine	😰 https://owa.desy.de/exchange/marras/Inbox/Re:%20AGIPD%20engineering%20run,%20MOSIS% 🔒 🗟
🏅 Reply 🥞 Reply to all 🕞 Forward 🎒 🖄 🆄 😤 🛪 🔹 🥥	强 Reply 🕞 Reply to all 🕞 Forward 🎒 🗟 쒈 😤 🗙 🔺 🔹	🖓 Reply 🖓 Reply to all 🗳 Forward 🎒 党 🍅 🗱 🗙 🔺 🔹 🥥 Help
You replied on 15/03/2013 16:55. From: Glenn Jennings [glenn@mosis.com] S To: Becker, Julian S Cc: Graafsma, Heinz; Marras, Alessandro; Sam D Reynold Subject: RE: AGIPD engineering run, MOSIS design number 88	From: Glenn Jennings [glenn@mosis.com] To: Becker, Julian; Graafsma, Heinz; Marras, Alessan Cc: Sam D Reynolds; Glenn Jennings Subject: Re: AGIPD engineering run, MOSIS design number Attachments: State of the second	From: Glenn Jennings [glenn@mosis.com] Sent: Fri 15/03/2013 17:01 To: Marras, Alessandro Cc: Sam D Reynolds; Glenn Jennings Subject: Re: AGIPD engineering run, MOSIS design number 88811 Attachments: Kenter State
Attachments: 0315 Hi Julian, On Fri, 15 Mar 2013, Becker, Julian w [Thank you for your answer on the ch question, we have [modified the layouts corresponding] [However there is a related follow u [[In addition to the chip-edge, do we a crack-stop? This ttps://owa.desy.de/e	0308 Hello Julian and Team, Some introductions first: I will be technical point of contact for this 8RF run, and Sam Reynolds administrative contact. Please cc: both of us for any commu should remove the the other MOSIS email addresses for communications. https://owa.desy.de/s	0315 Hi Alessandro, On Fri, 15 Mar 2013, Alessandro Marras wrote: Pri, 15 Mar 2013, Alessandro Marras wrote: Intro: Intro: Poureplied on 21/03/2013 19:06. From: Glenn Jennings [glenn@mosis.com] Sent: Thu 21/03/2013 18:44 To: Marras, Alessandro Cc: Becker, Julian; sdr@mosis.com; Graafsma, Heinz; Glenn Jennings
Subject: Re: DRC violations in placed where they shouldn't h 88811 Attachments:	Subject: Re: DRC violations in placed where they shouldr 88811 Attachments:	88811 Attachments:
<pre>> does the minimum chipedge-to-chipe of ~110um (that you gave > us in your 15 March 2013 mail) also here? no not really, since MOSIS isn't goin- cut along those internal scribes of yours, you can do is DRC-legal.</pre>	0321 Hi Julian, On Thu, 21 Mar 2013, Becker, Julia [- a second problem is a violatio maximum density (%) [over local 126mm x 126mm areas s increments across the [chip. < 75% [0321 Hi Alessandro, On Thu, 21 Mar 2013, Alessandro Marras wrote: [does it mean that we have to place an additional chipedge around all the [chipedges that are in our design? exactly.
Fine Area scoposciuta (Misto)	Area scoposciuta (Mist	Area sconosciuta (Misto)

	- version: v	2011.4_14.13 - report.drc.s	summary - Parser execution date CIPD
Rule	Cat	Description	Error count

GR655b b	DV width. 28	8256	
GRMA954 c	Mx enclosed areas under (DV(to	ouching MA) expanded by Rule MA	\ 640768
GRMA951 c	(DV(touching MA) expanded by	Rule MA948b1) terminal pad over	19638
GRMA942b c	DV(touching MA) terminal pad	to {EFUSE, L1, QY, HY, F1, F1BA 18	3560
GRMA946b c	DV(touching MA) terminal pad	width (parallel to the closest 880	3
GRMA945b c	DV(touching MA) must be with	in CHIPEDGE (maximum) (entire D\	/ 4480
GRMA957 c	(Mx over (DV(touching MA) exp	anded by Rule MA948b1 per edge) 708
GRMA946g c	DV(touching MA) terminal pad	length (perpendicular to the cl 11	.5
GRMA956 c	Mx (x=1,2,3,4,Q,G) over (DV(to	uching MA) expanded by Rule MA	64
GRESD01 c	All I/O (not including power supp	oly pads) pads must be conne 446	i9
GRESD01b c	If none of the diffusion shapes w	vithin ESDUMMY identified in 446	9
GRESD01a c	If none of the diffusion shapes w	vithin ESDUMMY identified in lase	7
GRESD10 c	{[RX n+ diffusions connected to I	/O signal pads], [(RX n+ ds] 2463	
GRESD08 c	{[NW connected to I/O signal pa	ds], [(NW within 50) 200143) con[-	4
GRESD09 c	{[RX n+ diffusions connected to I	/O signal pack], [(RX0+ di 699	
GRESD30 c	All gates (not covered by DG) co	nnected (through metal or re 534	

- Calibre - version: v201	1.4_14.13 - report.c	drc.summary - Parser execution date CIPP
Rule Cat	Description	Error count

GRLUP13 | b |RX N+ (RX not over BP) shapes connected to an IO pad must be 7514

GRZT1bZEROVT must overlap past gate on two opposite sides.0.661394GR122acNo bent gates (PC over RX) allowed over ZEROVT.-1394

GRPN101a | b |LOGOBND must not touch (CHIPEDGE sized by -150|m)(LOGOBND st| 6 GRPN101 | b |The leading edge of LOGOBND must be within CHIPEDGE (maximum| 2

GRPDPCb|(Summed PC area across full chip) / (CHIPEDGE area) | 15% | | 1GRQCAP1cc|(QY+HY) area (maximum per chip) (um2). | 2,000,0001

GR1000MA| c |For designs that include MA, the guard ring must be connecte | 1

assembly



	Virtuoso® Layout Reading: AGIPD10_T0_2012 AGO10_supertop_v8 layout Versi	on:UNMANAGED
X: 18931.35 Y: 1252.42 (F) Select: 0 DRD: OFF dX: dY:	Dist: Cmd: Ianager Calibre	16 Hein
5) 5		
2		
م الحالية الم		
/		
mouse L:	M:	R:

to do before submission



- single pixel test structure LVS (done this morning)
 done
- mixed mode simulation with analog output (started lunchime)
 result tomorrow afternoon
 to be satisfied of them
- DRC of the assembly including single pixel structure (~ this evening/tomorrow)
 ~half a day contingency to fix eventual issues









					Virtuoso® Layout	Reading: AG	IPD10_T0_201	2 wip_AGO10_sup	ertop_v7 layout Ver	sion:3-CheckedIr	1				_ = ×
X: 177.23	Y: 14235.80	(F) Select: 0	DRD: OFF	dX: 0	IY: Dist:	Cmd:									17
Fools Design Window Create Edit Verify Connectivity Options Routing Assura Design Manager Calibre Help															
Q															
œ															• •
~ .															
C															
된민															
11111-															
															· ·
															· ·
										999995					
							<u> </u>		381 83838383838383838383	3 23222222222222		555 5555555555555555555555555555555555	8 888888888888888	.83 88338833888	ississis X
									a a a a a					a a a a f	
								and the second	a a second a second				a second as		
						/									
			/												
					Maria da Cara										
		·····/	-/******		· / · · · · · · · · · · · · · · · · · ·										
		a a a 🖌													
		- <i> </i>		Maria da Cara	a a a a A										
			8 / Jan 1												
			/												
						7									
mouse >	L :				M					F	t:				



Hi Alessandro,

On Mon, 25 Mar 2013, Alessandro Marras wrote:

[Dear Dr Jennings,

[as you have been told, we are to submit an aggregate: I am at the present [defining the dicing channel inside the aggregate.

[I am worried that saw-induced vibration could cause cracks extending to our [circuits.

[I reckon that enclosing each structure in a guardring (cell Image_bevel;[basically an octagon of all metals and all vias surrounding the structure)[should mitigate the risk.

Correct. IBM used to define two rings, one being the guardring which you know how to draw, and then a second ring out in the dicing channel called a "sealring" (sometimes called "crackstop"). This second ring has been found by IBM to serve very little value, so they are moving toward eliminating it. But the guardring remains as a safety margin.

Hi Alessandro,

. . .



I'm not the expert on this, Sam Reynolds will give you a more clear answer. But let me at least give an introduction:

On Mon, 8 Apr 2013, Marras, Alessandro wrote:

[1) how much silicon space should we expect to find between two[aggregates? (please remember we ask Mosis for uncut wafer)?[2) I expect that in the space betweeen aggregates (i.e. along the[cutlines we will later cut along), IBM will put structures to monitor[the process parameters.

[Is it possible to have such structures put only some cutlines

[(e.g. only along vertical cutlines but not along horiziontal ones?)

Inside the CHIPEDGE which defines the aggregation's bouncing box: IBM will place nothing; and it appears that you have understood this.



IBM has two kinds of structures, one of which are placed in one

dimension (let's say, along the top/bottom of your aggregation), and the others placed along the other dimension (along the left/right of your aggregation). How much space depends on which structures occupies which dimension. In one dimension IBM places "optical structures" and these do not require much width. In the other they place "electical kerf stuctures", devices which are measured as fabrication proceeds, and these take much more width. The number of electrical devices which need to be placed are fixed: so if you request these electrical structures to go along your aggregation's narrow dimension, the width between aggregregations must become wider than if you give the "long side" to the electrial kerf.

IBM always uses these two opposing dimensions: optical along one axis, electrical along the other. They cannot both be combined into the same dimension.

With that introduction, I must pass your question to Sam.

Regards, Glenn Jennings MOSIS