

Towards AGIPD1.0

Changes arising from the characterization of AGIPD prototype chips

Roberto Dinapoli, <u>Dominic Greiffenberg</u>, Aldo Mozzanica, Bernd Schmitt, Xintian Shi Paul Scherrer Institut (PSI) – SLS Detector Group

The AGIPD prototype chips



	AGIPD 0.2	AGIPD 0.3	AGIPD 0.4
Properties	- Pixel matrix: 16 x 16 / Pixel size: 200 um x 200 um - Dynamic gain switching with three gain stages: High (C _{f,high} = 100 fF / 60 fF for some pixels in AGIPD0.4) - Med (C _{f,medium} =3 pF) - Low (C _{f,low} = 10 pF)		
Preamplifier	 -'Standard preamp¹' -'Fast preamp²' -'Standard preamp' with protection diode between the input and VDD ¹CMOS inverter with a DC gain of ~20 ² As 'standard', but twice the channel width with respect to standard preamplifier → faster, drags higher current 	- ' Standard preamp' - ' Fast preamp'	-'Standard preamp' with either 60 fF or 100 fF feedback capacitance - 'Standard preamp' with protection diode between the input and VDD (100 fF) - 'Standard preamp' with a pmos protection switch (100 fF)
CDS stage (<u>c</u> orrelated <u>d</u> ouble <u>sa</u> mpling)	Operational amplifier with capacitive feed- back, AC coupled to preamp: $C_{coupling}/C_{f,CDS}=2$ - Rather complicated reset scheme to remove the offset of the opamp	Operational amplifier with capacitive feedback, two different options of AC coupling to preamp: $C_{coupling}/C_{f,CDS}$ =1 and 2 - Simple reset switch	Operational amplifier With capacitive feed- back, two different options of AC coupling to preamp: $C_{coupling}/C_{f,CDS}$ =1 and 2 - Simple reset switch


The AGIPD prototype chips



	AGIPD 0.2	AGIPD 0.3	AGIPD 0.4
Storage cells	Two different kinds of storage cells: - Switches: Low power pFET Regular VT pFET - Capacitor: Thick gate nFET - 'Active storage cells', buffered in order to keep a zero voltage drop over column switch to reduce leaking	Two different kinds of Storage cells: - Switches: Low power pFET Regular VT pFET - Capacitor: Thick gate nFETs	-Switches: Regular VT pFETs -Capacitor: Thick gate nFETs
Pixelbuffer	Voltage follower, i.e. voltage sensitive - precharging of parasitic capacitance is necessary with either CDS stage or precharge scheme - readout of pixel possible with directly connecting the readout chain to the pixel buffer	Operational amplifier with capacitive feedback, i.e. charge sensitive	Operational amplifier with capacitive feedback, i.e. charge sensitive

Status: Noise performance AGIPD0.2 & AGIPD0.3





Summary: AGIPD noise contributions



Component	AGIPD0.2 (std preamp) ^a	AGIPD0.2 (std preamp) ^b	AGIPD0.3	AGIPD0.4 (C _{f,high} =100 fF)	AGIPDO.4 (C _{f,high} =60 fF)
	10 SCR, 200 ns, V _{ref,DS} = 0.6 V	$\frac{1 \text{ SC W/R}}{2 \mu s, V_{ref,DS} = 0.6 V}$	1 SC W/R, 200 ns, V _{ref,DS} = 0.5V	1 SC W/R, 200 ns, V _{ref,DS} = 0.65 V	1 SC W/R, 200 ns, V _{ref,DS} = 0.65 V
Preamp (Reset switch)	153 ± 1 (317 ± 2)	212 ± 3	115 ± 3	210 ± 3	150 ± 3
CDS (Reset switch)	251 ± 2 (236 ± 2)	258 ± 3	239 ± 5	221 ± 2	133 ± 2
Readout chain (PXLBuffer ² +Offchip ²) (Reset switch)	273 ± 2	561 ± 7	438 ± 7° (197 ± 4)	311 ± 1 (191 ± 1)	225 ± 3 (144 ± 1)
(oversampled)	401 ± 2 (281 ± 2)	654 ± 8 (413 ± 5)	512 ± 10 (383 ± 8)	436 ± 1 (394 ± 1)	301 ± 4 (270 ± 3)
<i>Gain</i> (ADC/keV)	16.38 ± 0.10	8.34 ± 0.10	6.09 ± 0.12	11.18 ± 0.02	15.99 ± 0.20

^{a,b}Overall noise of standard preamp + protection diode (oversampled): 10 SCR: 438 ± 8 (325 ± 5) | 1 SCWR: 661 ± 8 (422 ± 5) ^cNoise contributions AGIPD0.3 readout chain: Pixelbuffer= 332 ± 7 | Offchip= 285 ± 6

'Presummary': AGIPD0.4 status




Component	Status	Result
Noise	 C_f= 60 fF CDS gain HIGH (x2) Offchip x1.5 	$\frac{\text{Noise (ENC):}}{(301 \pm 4) e} $ (270 ± 3) e- (oversampled)
Protection measures	DiodesNmos switches	Basically decided
Speed (Write to SC)	• (Up to now) Just measured @ 10 MHz not speed optimised	Some changes
Speed (Read from SC)	 (Up to now) Not worried at all about readout speed 	Should be fine
Dynamic range	• With CDS gain HIGH and 60 fF: Good linearity up to feature 1000x12.4keV	, but we'll make it good!

Protection measures



• Pixel destruction <u>possible</u> with IR laser (1030 nm) at full power and 5 MHz repetition frequency.

- Probably conducting channel in sensor (due to interaction depth of IR throughout sensor)
- →With bias voltage of 120 V: Pixels die
 → No bias voltage, no dying pixels




• Opens possibility to examine the protection measures...

→Worst case scenario: 120 V swing within few ns

→Investigating the ability to destroy pixels for different voltages at protection circuits (Diode, nmos switch) (Reference is always the standard pixel)

Protection measures





Protection measures




Leaking through protection curcuit?

→ 1.6 V worst case scenario

→Looking at bending of curves for high pulses

→Nmos curves bend clearly for transmission >50 %

→Diode like Standard, yet radiation hardness to be tested





```
// Integration, Write & Reset cycle //


    220 ns write-switch-reset cycle @ 80 MHz

                                                                          SB(en tst curr);
                                                                   REPEAT(1):
\rightarrow 17 clks = 212.5 ns
                                                                   for(memclk=0;memclk<1;memclk++) {</pre>
                                                                          SB(rst preamp);


    Investigated 150 ns cycle

                                                                          SB(set g1 ext);
                                                                          SB(set g2 ext);
                                                                          SB(ds sw1);
\rightarrowOnly 12 clks
                                                                          SB(memcol clk); SB(clk dac);
  (Reducing RST time by 2, Reducing Integration time by 3)
                                                                          REPEAT(1)
                                                                          CB(memoti clk);CB(clk dac);
                                                                          REPEAT
                                                                          SB(en_dmem);SB(en_dmem);
                                                                          REPEAT(1)
                                                                          CB(en extgain);
                                                                          CB(set gl ext);
                                                                          CB(set g2 ext);
                                                                          REPEAT(3)
                                                                          CB(rst preamp);
                                                                          REPEA<sup>T</sup>
                                                                          CB(ds
                                                                          REPEAT
                                                                          CB(en amem);CB(en dmem);
                                                                   REPEAT(1);
                                                                   CB(en tst curr);
                                                                   REPEAT(1);
```















• @ V_{ref,DS}= 500 mV: Signal height never higher than 70 % of maximal height due to incomplete writing on storage cell
 → Choosing V_{ref,DS}= 600 mV: Losing "only" 10 - 15 %
 → New CDS STAGE: faster, linear up to 1300 mV

Speed (Reading)



New Chipoutputbuffer:

- Fully differential
- Can drive up to 100 Ω
- Can drive that in 30 ns ...that needed to be verified!



No sync between ADC clock and pattern clock

Dynamic Range

Laser Setup:

- Red (660 nm) and IR (1030 nm) laser diodes
- Repetition rate: 5 ... 80 MHz (divider up to 16)
- Power: <11.5 mW (red) / <15 mW (IR)
- 2x Filter wheel \rightarrow 36 combinations

BUT shot-to-shot fluctuations, difficult to measure noise


Lamp Setup:

almost perfect constant current source


- simple,
- reliable,

 cross calibration possible by energy calibration

<u>p:</u>













AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain LOW / Cfhigh=60 fF)

60 fF / CDS gain LOW











AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhigh=60 fF)

60 fF / CDS gain HIGH










AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhigh=60 fF]

60 fF / CDS gain HIGH








AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain LOW / Cfhigh=60 fF)

60 fF / CDS gain LOW








AGIPD0.4: Linearity measurement by Flashlight (x 12.4 keV photons) - Pixel: Column 7 Row 7 (High Gain) - Classical RST (220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhigh=60 fF)


60 fF / CDS gain HIGH



Dynamic Range



Jump is due to an actually wanted charge injection in the $C_{f,high}$ in order to increase the dynamic range of the high gain stage








AGIPD0.2: Linearity measurement by IR-Laser (x12.4 keV photons)

AGIPDO.2: 100 fF / CDS gain HIGH








AGIPD0.4: Linearity measurement by IR-Laser (x 12.4 keV photons) - Pixel: Column 7 Row 6 (Preamp protection: PMOS (@ 1,5 V) / 220 ns cycle / VrefDS=600 mV / CDS gain HIGH / Cfhigh=100 fF)


AGIPDO.4: 100 fF / CDS gain HIGH



Dynamic Range



AGIPD1.0: Expected Dynamic Range with Smaller Preamp RST & Improved CDS stage (up to 1.3 V) (CDS gain HIGH / Cfhigh=60 fF)



'Real' summary



Component	Updated status	Result
Noise	• C _f = 60 fF • CDS gain HIGH (x2) • Offchip x1.5	$\frac{\text{Noise (ENC):}}{(301 \pm 4) e}$ (270 ± 3) e- (Sversampled)
Protection measures	•Diodes • Nmos switches	Radiation hardnækæð/be tested $\rightarrow critical test positive)$
Speed (Write to SC)	Writing within >150 ns successful	V _{ref,DS} needs to be increased to 600 mVy ↓ → Improving CDS stage
Speed (Read from SC)	Reading time after switching MUX ~30 ns → 30 MHz	Okay I
Dynamic range	Should be possible to get to > 1 · 10 ⁴ × 12.4 keV photons	→ Improved CDS stace Nogaloroe229 Vswitch



You made it... O You made it... O Thanks for your attention